XC3S250E-5VQG100C Xilinx Inc, XC3S250E-5VQG100C Datasheet - Page 11

IC FPGA SPARTAN-3E 250K 100-VQFP

XC3S250E-5VQG100C

Manufacturer Part Number
XC3S250E-5VQG100C
Description
IC FPGA SPARTAN-3E 250K 100-VQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet

Specifications of XC3S250E-5VQG100C

Number Of Logic Elements/cells
5508
Number Of Labs/clbs
612
Total Ram Bits
221184
Number Of I /o
66
Number Of Gates
250000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
100-TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S250E-5VQG100C
Manufacturer:
XILINX
Quantity:
329
Part Number:
XC3S250E-5VQG100C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S250E-5VQG100C
Manufacturer:
XILINX
0
DS312-2 (v3.8) August 26, 2009
Product Specification
Notes:
1.
2.
IDDRIN1
IDDRIN2
OTCLK1
OTCLK2
ICLK1
ICLK2
IDDRIN1/IDDRIN2 signals shown with dashed lines connect to the adjacent IOB in a differential pair only, not to the FPGA fabric.
All IOB control and output path signals have an inverting polarity option wihtin the IOB.
TCE
OCE
REV
IQ1
ICE
IQ2
T1
T2
SR
O1
O2
T
I
R
D
CE
CK
D
CE
CK
D
CE
CK
D
CE
CK
D
CE
CK
D
CE
CK
SR
SR REV
SR
SR REV
SR
SR REV
REV
REV
REV
Q
Q
Q
Q
Q
Q
Figure 5: Simplified IOB Diagram
TFF1
TFF2
OFF1
OFF2
IFF1
IFF2
Programmable
Programmable
www.xilinx.com
DDR
MUX
DDR
MUX
Delay
Delay
Three-state Path
Input Path
Output Path
Program-
Output
mable
Driver
Single-ended Standards
LVCMOS, LVTTL, PCI
Differential Standards
using V REF
Functional Description
Pull-Up
Down
Pull-
Keeper
Latch
DS312-2_19_110606
V
Pin
I/O Pin
from
Adjacent
IOB
ESD
ESD
V
REF
CCO
I/O
Pin
11

Related parts for XC3S250E-5VQG100C