XCS10XL-4TQ144C Xilinx Inc, XCS10XL-4TQ144C Datasheet - Page 40
![IC FPGA 3.3V C-TEMP 144-TQFP](/photos/6/70/67094/144tqfp_sml.jpg)
XCS10XL-4TQ144C
Manufacturer Part Number
XCS10XL-4TQ144C
Description
IC FPGA 3.3V C-TEMP 144-TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-XLr
Datasheet
1.XCS05XL-4VQG100C.pdf
(83 pages)
Specifications of XCS10XL-4TQ144C
Number Of Logic Elements/cells
466
Number Of Labs/clbs
196
Total Ram Bits
6272
Number Of I /o
112
Number Of Gates
10000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCS10XL-4TQ144C
Manufacturer:
XILINX
Quantity:
20
Company:
Part Number:
XCS10XL-4TQ144C
Manufacturer:
XILINX
Quantity:
5 530
Company:
Part Number:
XCS10XL-4TQ144C
Manufacturer:
XILINX
Quantity:
413
Part Number:
XCS10XL-4TQ144C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Spartan and Spartan-XL FPGA Families Data Sheet
Readback Switching Characteristics Guidelines
The following guidelines reflect worst-case values over the
recommended operating conditions.
40
Spartan and Spartan-XL Readback Switching Characteristics
Notes:
1.
2.
Symbol
Internal Net
T
T
rdbk.DATA
T
T
rdbk.TRIG
T
T
Timing parameters apply to all speed grades.
If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.
RCRD
RCRR
RTRC
RCRT
RCH
rdbk.RIP
RCL
Finished
rdclk.I
rdbk.TRIG
rdclk.I
T
T
RCL
RTRC
Figure 33: Spartan and Spartan-XL Readback Timing Diagram
rdbk.TRIG setup to initiate and abort Readback
rdbk.TRIG hold to initiate and abort Readback
rdbk.RIP delay
High time
Low time
rdbk.DATA delay
DUMMY
T
T
RCRD
RCRR
T
RCH
T
RCRT
DUMMY
Description
T
www.xilinx.com
RTRC
VALID
VALID
T
RCRT
Min
200
250
250
50
-
-
DS060 (v1.8) June 26, 2008
Product Specification
Max
250
250
500
500
-
-
DS060_32_080400
Units
ns
ns
ns
ns
ns
ns
R