XCS10XL-4TQ144C Xilinx Inc, XCS10XL-4TQ144C Datasheet - Page 55
![IC FPGA 3.3V C-TEMP 144-TQFP](/photos/6/70/67094/144tqfp_sml.jpg)
XCS10XL-4TQ144C
Manufacturer Part Number
XCS10XL-4TQ144C
Description
IC FPGA 3.3V C-TEMP 144-TQFP
Manufacturer
Xilinx Inc
Series
Spartan™-XLr
Datasheet
1.XCS05XL-4VQG100C.pdf
(83 pages)
Specifications of XCS10XL-4TQ144C
Number Of Logic Elements/cells
466
Number Of Labs/clbs
196
Total Ram Bits
6272
Number Of I /o
112
Number Of Gates
10000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XCS10XL-4TQ144C
Manufacturer:
XILINX
Quantity:
20
Company:
Part Number:
XCS10XL-4TQ144C
Manufacturer:
XILINX
Quantity:
5 530
Company:
Part Number:
XCS10XL-4TQ144C
Manufacturer:
XILINX
Quantity:
413
Part Number:
XCS10XL-4TQ144C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Spartan-XL Family CLB Switching Characteristic Guidelines
All devices are 100% functionally tested. Internal timing
parameters are derived from measuring internal test pat-
terns. Listed below are representative values. For more
specific, more precise, and worst-case guaranteed data,
use the values reported by the static timing analyzer (TRCE
DS060 (v1.8) June 26, 2008
Product Specification
Clocks
Combinatorial Delays
Sequential Delays
Setup Time before Clock K
Hold Time after Clock K
Set/Reset Direct
Global Set/Reset
Symbol
T
T
T
T
T
T
F
T
T
T
T
T
T
T
HH1O
IHCK
MRW
RPW
MRQ
CKO
TOG
IHO
RIO
ILO
ITO
ICK
CH
CL
R
Clock High time
Clock Low time
F/G inputs to X/Y outputs
F/G inputs via H to X/Y outputs
F/G inputs via transparent latch to Q outputs
C inputs via H1 via H to X/Y outputs
Clock K to Flip-Flop or latch outputs Q
F/G inputs
F/G inputs via H
All Hold times, all devices
Width (High)
Delay from C inputs via S/R, going High to Q
Minimum GSR Pulse Width
Delay from GSR input to any Q
Toggle Frequency (MHz)
(for export control purposes)
Description
www.xilinx.com
in the Xilinx Development System) and back-annotated to
the simulation netlist. All timing parameters assume
worst-case operating conditions (supply voltage and junc-
tion temperature). Values apply to all Spartan-XL devices
and expressed in nanoseconds unless otherwise noted.
10.5
See
Min
2.0
2.0
0.6
1.3
0.0
2.5
Spartan and Spartan-XL FPGA Families Data Sheet
-
-
-
-
-
-
-
page 60
-5
Max
250
1.0
1.7
1.5
1.5
1.2
2.3
Speed Grade
for T
-
-
-
-
-
-
-
RRI
values per device.
11.5
Min
2.3
2.3
0.7
1.6
0.0
2.8
-
-
-
-
-
-
-
-4
Max
217
1.1
2.0
1.8
1.8
1.4
2.7
-
-
-
-
-
-
-
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
55