XC3S500E-4FGG320I Xilinx Inc, XC3S500E-4FGG320I Datasheet - Page 96
![IC FPGA SPARTAN-3E 500K 320-FBGA](/photos/6/72/67295/pk071-320_sml.jpg)
XC3S500E-4FGG320I
Manufacturer Part Number
XC3S500E-4FGG320I
Description
IC FPGA SPARTAN-3E 500K 320-FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet
1.XC3S100E-4VQG100C.pdf
(233 pages)
Specifications of XC3S500E-4FGG320I
Number Of Logic Elements/cells
10476
Number Of Labs/clbs
1164
Total Ram Bits
368640
Number Of I /o
232
Number Of Gates
500000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
320-BGA
For Use With
122-1536 - KIT STARTER SPARTAN-3E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S500E-4FGG320I
Manufacturer:
SILICON
Quantity:
2 300
Company:
Part Number:
XC3S500E-4FGG320I
Manufacturer:
XILINX
Quantity:
8
Company:
Part Number:
XC3S500E-4FGG320I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S500E-4FGG320I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 96 of 233
- Download datasheet (6Mb)
Functional Description
can also be eliminated from the interface. However,
RDWR_B must remain Low during configuration.
After configuration, all of the interface pins except DONE
and PROG_B are available as user I/Os. Alternatively, the
bidirectional SelectMAP configuration interface is available
after configuration. To continue using SelectMAP mode, set
the Persist bitstream generator option to Yes. The external
host can then read and verify configuration data.
Table 65: Slave Parallel Mode Connections
96
HSWAP
M[2:0]
D[7:0]
BUSY
CSI_B
RDWR_B
CCLK
CSO_B
Pin Name
FPGA Direction
Output
Output
Input
Input
Input
Input
Input
Input
User I/O Pull-Up Control. When
Low during configuration, enables
pull-up resistors in all I/O pins to
respective I/O bank V
0: Pull-ups during configuration
1: No pull-ups
Mode Select. Selects the FPGA
configuration mode. See
Considerations for the HSWAP,
M[2:0], and VS[2:0]
Data Input.
Busy Indicator.
Chip Select Input. Active Low.
Read/Write Control. Active Low
write enable.
Configuration Clock. If CCLK PCB
trace is long or has multiple
connections, terminate this output to
maintain signal integrity. See
Design
Chip Select Output. Active Low.
Considerations.
Description
Pins.
CCO
www.xilinx.com
Design
input.
CCLK
The Persist option will maintain A20-A23 as configuration
pins although they are not used in SelectMAP mode.
The Slave Parallel mode is also used with BPI mode to cre-
ate multi-FPGA daisy-chains. The lead FPGA is set for BPI
mode configuration; all the downstream daisy-chain FPGAs
are set for Slave Parallel configuration, as highlighted in
Figure
Drive at valid logic level
throughout configuration.
M2 = 1, M1 = 1, M0 = 0 Sampled
when INIT_B goes High.
Byte-wide data provided by host.
FPGA captures data on rising
CCLK edge.
If CCLK frequency is < 50 MHz,
this pin may be ignored. When
High, indicates that the FPGA is
not ready to receive additional
configuration data. Host must
hold data an additional clock
cycle.
Must be Low throughout
configuration.
Must be Low throughout
configuration.
External clock.
Not used in single FPGA
applications. In a daisy-chain
configuration, this pin connects to
the CSI_B pin of the next FPGA in
the chain. Actively drives.
59.
During Configuration
DS312-2 (v3.8) August 26, 2009
User I/O
User I/O
User I/O. If bitstream
option Persist=Yes,
becomes part of
SelectMap parallel
peripheral interface.
User I/O. If bitstream
option Persist=Yes,
becomes part of
SelectMap parallel
peripheral interface.
User I/O. If bitstream
option Persist=Yes,
becomes part of
SelectMap parallel
peripheral interface.
User I/O. If bitstream
option Persist=Yes,
becomes part of
SelectMap parallel
peripheral interface.
User I/O If bitstream
option Persist=Yes,
becomes part of
SelectMap parallel
peripheral interface.
User I/O
After Configuration
Product Specification
R
Related parts for XC3S500E-4FGG320I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S500E-4FGG320C](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3E FPGA 500K 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4PQG208I](/photos/6/71/67100/pq208_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 208-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4CPG132I](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FTG256I](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-5FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FG320I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4PQ208I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4PQG208C](/photos/6/71/67100/pq208_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FT256I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 132-Pin CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FG320C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 320-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4VQG100I](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-5CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-5FGG320C](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 320-FBGA
Manufacturer:
Xilinx Inc
Datasheet: