XC6VCX75T-2FFG484C Xilinx Inc, XC6VCX75T-2FFG484C Datasheet - Page 44

• Manufacturer Part Number: XC6VCX75T-2FFG484C
• Description: IC FPGA VIRTEX 6 74K 484FFGBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™ 6 CXTr

Specifications of XC6VCX75T-2FFG484C

• Number Of Logic Elements/cells: 74496
• Number Of Labs/clbs: 5820
• Total Ram Bits: 5750784
• Number Of I /o: 240
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 484-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Clock Buffers and Networks
Table 53: Global Clock Switching Characteristics (Including BUFGCTRL)
Table 54: Input/Output Clock Switching Characteristics (BUFIO)
DS153 (v1.6) February 11, 2011
Product Specification
Notes:
1.
2.
T
T
T
Maximum Frequency
F
T
Maximum Frequency
F
BCCCK_CE
BCCCK_S
BCCKO_O
MAX
BIOCKO_O
MAX
T
parameters do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold
times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching
between clocks.
T
BCCCK_CE
BGCKO_O
/T
(2)
Symbol
Symbol
/T
BCCKC_S
BCCKC_CE
(BUFG delay from I0 to O) values are the same as T
and T
(1)
BCCKC_CE
(1)
must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
CE pins Setup/Hold
S pins Setup/Hold
BUFGCTRL delay from I0/I1 to O
Global clock tree (BUFG)
Clock to out delay from I to O
I/O clock tree (BUFIO)
Description
Description
www.xilinx.com
BCCKO_O
values.
Virtex-6 CXT Family Data Sheet
0.16/0.00
0.16/0.00
0.10
0.18
700
710
-2
-2
Speed Grade
Speed Grade
0.16/0.00
0.16/0.00
0.10
0.18
700
710
-1
-1
Units
Units
MHz
MHz
ns
ns
ns
ns
44