XC5VLX110T-1FFG1136C Xilinx Inc, XC5VLX110T-1FFG1136C Datasheet - Page 184

• Manufacturer Part Number: XC5VLX110T-1FFG1136C
• Description: IC FPGA VIRTEX-5 110K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX110T-1FFG1136C

• Total Ram Bits: 5455872
• Number Of Logic Elements/cells: 110592
• Number Of Labs/clbs: 8640
• Number Of I /o: 640
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• No. Of Logic Blocks: 17280
• No. Of Gates: 110000
• Family Type: Virtex-5 LXT
• No. Of Speed Grades: 1
• No. Of I/o's: 640
• Clock Management: PLL
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: HW-V5-ML523-FXT-UNI-G-J - BOARD EVAL FOR VIRTEX-5HW-V5-ML523-FXT-UNI-G - BOARD EVAL FOR VIRTEX-5HW-V5-ML523-UNI-G - EVALUATION PLATFORM VIRTEX-5
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Chapter 5: Configurable Logic Blocks (CLBs)
184
X-Ref Target - Figure 5-8
If four single-port 64 x 1-bit modules are built, the four RAM64X1S primitives can occupy
a SLICEM, as long as they share the same clock, write enable, and shared read and write
port address inputs. This configuration equates to 64 x 4-bit single-port distributed RAM.
X-Ref Target - Figure 5-9
If two dual-port 64 x 1-bit modules are built, the two RAM64X1D primitives can occupy a
SLICEM, as long as they share the same clock, write enable, and shared read and write port
address inputs. This configuration equates to 64 x 2-bit dual-port distributed RAM.
DPRA[5:0]
WCLK
A[5:0]
WCLK
A[5:0]
WE
WE
D
D
Figure 5-8: Distributed RAM (RAM64X1S)
Figure 5-9: Distributed RAM (RAM64X1D)
6
(WE/CE)
(D[6:1])
www.xilinx.com
(CLK)
(DX)
(D[6:1])
(WE/CE)
(C[6:1])
(CLK)
6
(DX)
RAM64X1S
DI1
A[6:1]
WA[6:1]
CLK
WE
RAM64X1D
6
6
6
6
SPRAM64
DI1
A[6:1]
WA[6:1]
CLK
WE
DI1
A[6:1]
WA[6:1]
CLK
WE
DPRAM64
DPRAM64
O6
O6
O6
O
SPO
DPO
D Q
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
D Q
D Q
(Optional)
ug190_5_07_032706
Output
Registered
Output
(Optional)
(Optional)
UG190_5_09_050506
Registered
Output
Registered
Output