XC3042-70PQ100C Xilinx Inc, XC3042-70PQ100C Datasheet
XC3042-70PQ100C
Specifications of XC3042-70PQ100C
XC3042-70PQ100C-0300
XC3042-70PQ100C03
XC3042-70PQ100C03
Available stocks
Related parts for XC3042-70PQ100C
XC3042-70PQ100C Summary of contents
Page 1
... Commercial, industrial, military, “high rel”, and MIL- STD-883 Class B grade devices – Easy migration to XC3300 series of HardWire mask- programmed devices for high-volume production Device CLBs XC3020 64 XC3030 100 XC3042 144 XC3064 224 XC3090 320 IMPORTANT NOTICE XC3000 Logic Cell Array Family Product Specification ...
Page 2
XC3000 Logic Cell Array Family Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision. Absolute Maximum Ratings Symbol ...
Page 3
... CC(MAX) MAX 2 CCPD = 0 V (sample tested) IN tested and guaranteed 3 can be ordered with a CCPD CC XC3020 SPC0107 CCPD XC3030 SPC0107 CCPD XC3042 SPC0107 CCPD XC3064 SPC0107 CCPD XC3090 SPC0107 CCPD 2-155 Min Max 3.86 Commercial 0.40 3.76 ) Industrial 0.40 2.30 XC3020 50 XC3030 ...
Page 4
... T to L.L. active and valid with single pull-up resistor T to L.L. active and valid with pair of pull-up resistors T to L.L. High with single pull-up resistor T to L.L. High with pair of pull-up resistors BIDI Bidirectional buffer delay * Timing is based on the XC3042, for other devices see XACT timing calculator ILO ICK ...
Page 5
... RD width delay from rd to outputs Global Reset (RESET Pad)* RESET width (Low) delay from RESET pad to outputs *Timing is based on the XC3042, for other devices see XACT timing calculator. Note: The CLB output delay (T the Data In hold time requirement (T Speed Grade Symbol ...
Page 6
XC3000 Logic Cell Array Family IOB Switching Characteristic Guidelines I/O Block (I) I/O Pad Input I/O Clock (IK/OK) I/O Block (RI) RESET I/O Block (O) I/O Pad Output (Direct) I/O Pad Output (Registered) I/O Pad TS I/O Pad Output 3- ...
Page 7
... Clock Clock High time Clock Low time Max. flip-flop toggle rate Global Reset Delays (based on XC3042) RESET Pad to Registered In (Q) RESET Pad to output pad (fast) (slew-rate limited) Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see XAPP 024 ...
Page 8
... CODE -50 - XC3020 -100 -125 C C -50 - XC3030 -100 -125 -50 - XC3042 -100 C I -125 C -50 - XC3064 -100 C I -125 C -50 - XC3090 -100 C I -125 Commercial = 0 to +70 C Parentheses indicate future product plans XC3030-70PC44C Package Type 84 100 TOP- PLAST. PLAST. BRAZED PLAST. CERAM. PLAST. ...