XC3195A-3PQ160C Xilinx Inc, XC3195A-3PQ160C Datasheet - Page 30
![no-image](/images/no-image-200.jpg)
XC3195A-3PQ160C
Manufacturer Part Number
XC3195A-3PQ160C
Description
IC FPGA 484 CLB'S 160-PQFP
Manufacturer
Xilinx Inc
Series
XC3000A/Lr
Datasheet
1.XC3190A-3PC84C.pdf
(76 pages)
Specifications of XC3195A-3PQ160C
Number Of Labs/clbs
484
Total Ram Bits
94984
Number Of I /o
138
Number Of Gates
7500
Voltage - Supply
4.25 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
160-BQFP
Case
QFP160
Dc
97+
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Logic Elements/cells
-
Other names
122-1085
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3195A-3PQ160C
Manufacturer:
XILINX
Quantity:
1
Company:
Part Number:
XC3195A-3PQ160C
Manufacturer:
XILINX
Quantity:
144
Part Number:
XC3195A-3PQ160C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
XC3000 Series Field Programmable Gate Arrays
Notes: 1. The max limit of CCLK Low time is caused by dynamic circuitry inside the FPGA.
Figure 30: Slave Serial Mode Programming Switching Characteristics
7-32
(Output)
DOUT
CCLK
CCLK
DIN
2. Configuration must be delayed until the INIT of all FPGAs is High.
3. At power-up, V
holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long V
non-monotonically rising V
after V
CC
Description
To DOUT
DIN setup
DIN hold
High time
Low time (Note 1)
Frequency
has reached 4.0 V (2.5 V for the XC3000L).
CC
Product Obsolete or Under Obsolescence
must rise from 2.0 V to V
1 T
DCC
CC
may require a >6- s High level on RESET, followed by a >6- s Low level on RESET and D/P
Bit n
2 T
CCD
CC
min in less than 25 ms. If this is not possible, configuration can be delayed by
Bit n - 1
4 T
CCH
3
1
2
4
5
T
T
T
T
T
Bit n + 1
Symbol
F
CCO
DCC
CCD
CCH
CCL
CC
3 T
CCO
5 T
CC
CCL
0.05
0.05
Min
November 9, 1998 (Version 3.1)
60
rise time of >100 ms, or a
0
Max
100
5.0
10
Bit n
Units
MHz
X5379
ns
ns
ns
s
s
R