MB86R01PB-GSE1 Fujitsu Semiconductor America Inc, MB86R01PB-GSE1 Datasheet
MB86R01PB-GSE1
Specifications of MB86R01PB-GSE1
Available stocks
Related parts for MB86R01PB-GSE1
MB86R01PB-GSE1 Summary of contents
Page 1
FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL MB86R01 DATA SHEET July, 2009 the 1.4 edition ...
Page 2
MB86R01 DATA SHEET Trademarks ARM is a registered trademark of ARM Limited in UK, USA and Taiwan. ARM is a trademark of ARM Limited in Japan and Korea. ARM926EJ-S and ETM9 are trademarks of ARM Limited. • The contents of ...
Page 3
MB86R01 DATA SHEET Date Ver. 2007/07/12 1.0 Newly issued 2007/08/20 1.1 8.3.1. Recommended Power On/Off Sequence • Revised the last line of description (PLL reference clock part) 8.4.3. ADC • Revised value of table 8-16 • Revised and deleted descriptive ...
Page 4
MB86R01 DATA SHEET Date Ver. 2008/02/07 1.3 7.2.8. I2S related pin • Revised type • Revised status pin after reset 7.2.10. SPI related pin • Revised type 7.2.11. PWM related pin • Revised type • Added comment 7.2.13. DDR2 related ...
Page 5
MB86R01 DATA SHEET 1. Outline ................................................................................................................. 1 2. Feature................................................................................................................. 1 3. Block diagram..................................................................................................... 2 4. Function list ........................................................................................................ 4 5. Package dimension ............................................................................................ 6 6. Pin assignment ................................................................................................... 7 7. Pin function....................................................................................................... 10 7.1. Pin Multiplex......................................................................................................................................... 10 7.2. Pin Function ...
Page 6
MB86R01 DATA SHEET 8.2. Recommended Operating Conditions ................................................................................................... 37 8.3. Precautions at Power On ....................................................................................................................... 38 8.3.1. Recommended Power On/Off Sequence ....................................................................................... 38 8.3.2. Power On Reset............................................................................................................................. 39 8.4. DC Characteristics ................................................................................................................................ 40 8.4.1. 3.3V Standard CMOS I/O ............................................................................................................. 40 ...
Page 7
MB86R01 DATA SHEET 1. Outline MB86R01 is LSI product for the graphics applications with ARM Limited's CPU ARM926EJ-S and Fujitsu's GDC MB86296 as its core. This product contains peripheral I/O resources, such as in-vehicle LAN, HDD, and USB; therefore only ...
Page 8
MB86R01 DATA SHEET • I2S is addable up to 3ch • The number of UART channel is extensible up to 6ch • The data width in the external bus interface is extensible to 32 bit 3. Block diagram Figure 3-1 ...
Page 9
MB86R01 DATA SHEET AHB1 bus Following resources are connected. • CPU core: Bus masters of instruction (I)/data (D) • GDC: GDC register part • AHB2AXI: AXI port for main memory access • CCPB: Encrypted ROM decoding block • External BUS ...
Page 10
MB86R01 DATA SHEET 4. Function list Function list of MB86R01 is shown below. Function • CPU core ARM926EJ-S • Core operation frequency: 333MHz • 16KB instruction cache • 16KB data cache • Tightly-Coupled memory for 16KB instruction (ITCM) • Tightly-Coupled ...
Page 11
MB86R01 DATA SHEET Function • GDC (*1) Display controller RGB666 or RGB888 output Max. resolution is 1024 × 768 Max. 6 layered display Max. 2 screen output • Digital video capture function BT.601, BT.656, and RGB666 Max. 2 inputs • ...
Page 12
MB86R01 DATA SHEET 5. Package dimension Package dimension of MB86R01 is shown below. FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL 6 ...
Page 13
MB86R01 DATA SHEET 6. Pin assignment Pin assignment of MB86R01 is shown below 100 ...
Page 14
MB86R01 DATA SHEET DOUTG0 DOUTG0 DOUTB0 VSS VSS DCLKO0 VSS DCLKIN0 A [6] [2] [4] DOUTR0 DOUTG0 DOUTG0 DOUTB0 VSS DE0 HSYNC0 VDDE B [4] [7] [3] [5] DOUTB1 DOUTR0 DOUTR0 DOUTR0 DOUTG0 ...
Page 15
MB86R01 DATA SHEET Pin assignment table Pin NO JEDEC PIN NAME Pin NO JEDEC 1 A1 VSS 101 VSS 102 DOUTB1[2] 103 DOUTB1[6] 104 DOUTG1[4] 105 F2 6 ...
Page 16
MB86R01 DATA SHEET 7. Pin function External pin function of MB86R01 is described below. 7.1. Pin Multiplex This LSI adopts pin multiplex function, and a part of external pin function is multiplexed. The external pin function is categorized into following ...
Page 17
MB86R01 DATA SHEET Pin multiplex group #1 (setting pin: MPX_MODE_1 [1:0]) Mode 0 Pin related to Pin related to Pin No. JEDEC DISPLAY1 198 H3 DOUTR1[7] MEM_ED[31] 281 H4 DOUTR1[6] MEM_ED[30] 106 G2 DOUTR1[5] MEM_ED[29] 197 G3 DOUTR1[4] MEM_ED[28] 280 ...
Page 18
MB86R01 DATA SHEET Pin multiplex group #2 (setting register: PIN MPX Select.MPX_MODE_2 [2:0]) Mode0 Mode1 Pin related to Pin related to Pin related Pin related Pin No. JEDEC CAP1 CAP0/1 to PWM to I2S2 (NRGB666) VIN1[7] - RI1[7] 208 V3 ...
Page 19
MB86R01 DATA SHEET Pin multiplex group #3 (setting pin: USB_MODE) Mode 0 Pin No. JEDEC Pin related to USB 2.0 host 114 R2 USB_FSDP 115 T2 USB_FSDM 15 R1 USB_HSDP 16 T1 USB_HSDM 18 V1 USB_CRYCK48 230 AD19 USB_PRTPWR Pin ...
Page 20
MB86R01 DATA SHEET Pin multiplex group #4 (setting register: PIN_MPX_Select.MPX_MODE_4 [1:0]) Mode 0 Pin No. JEDEC Pin related to IDE 29 AF4 IDE_XDRESET 28 AF3 IDE_XIOCS16 I2S_SDI1 125 AE3 IDE_XDASP I2S_WS1 215 AD4 IDE_DDMARQ I2S_ECLK1 296 AC4 IDE_DINTRQ I2S_SDO1 214 ...
Page 21
MB86R01 DATA SHEET Pin multiplex group #5 (setting pin: MPX_MODE_5 [1:0]) Mode 0 Pin No. JEDEC Pin related to ETM 270 C10 TRACECLK 185 B10 TRACECTL 92 A10 TRACEDATA[3] 346 D11 TRACEDATA[2] 269 C11 TRACEDATA[1] 184 B11 TRACEDATA[0] Pin multiplex ...
Page 22
MB86R01 DATA SHEET 7.2. Pin Function Format Pin function list is shown in the following format. Analog Pin name I/O Polarity /Digital Meaning of item and sign Pin name Name of external pin. I/O Input/Output signal's distinction based on this ...
Page 23
MB86R01 DATA SHEET 7.2.1. External bus interface related pin Pin name I/O Polarity MEM_XCS[ MEM_XCS[ MEM_XCS[ MEM_XRD O N MEM_XWR[3: MEM_XWR[1: MEM_RDY I P MEM_EA[24: MEM_ED[31:16 ...
Page 24
MB86R01 DATA SHEET 7.2.3. SD Memory controller related pin Pin name I/O Polarity SD_CLK O N SD_CMD IO - SD_DAT[3: SD_WP I P SD_XMCD I N 7.2.4. USB 2.0 Host/Function related pin Pin name I/O Polarity USB_FSDP IO ...
Page 25
MB86R01 DATA SHEET 7.2.6. UART related pin Pin name I/O Polarity UART_SIN0 I P UART_SOUT0 O P UART_XCTS0 I N UART_XRTS0 O N UART_SIN1 I P UART_SOUT1 O P UART_SIN2 I P UART_SOUT2 O P UART_SIN3 I P UART_SOUT3 O ...
Page 26
MB86R01 DATA SHEET 2 7.2. related pin Pin name I/O Polarity I2C_SCL0 IO - I2C_SDA0 IO - I2C_SCL1 IO - I2C_SDA1 IO - 7.2.10. SPI related pin Pin name I/O Polarity SPI_DO O P SPI_DI I P SPI_SCK ...
Page 27
MB86R01 DATA SHEET 7.2.13. DDR2 related pin Pin name I/O Polarity MA[13: MBA[1: MDQ[31: MDM[3: MDQSP[3: MDQSN[3: MCKP O P MCKN O N MCKE O P MCS O ...
Page 28
MB86R01 DATA SHEET 7.2.14. DISPLAY related pin Pin name I/O Polarity HSYNC0 IO - VSYNC0 IO - GV0 O - DCLKIN0 I - DCLKO0 O - DE0 O - DOUTR0[7: DOUTR0[1: DOUTG0[7: DOUTG0[1:0] O ...
Page 29
MB86R01 DATA SHEET 7.2.15. Video capture related pin Pin name I/O Polarity VIN0[7: VINVSYNC0 I - VINHSYNC0 I - VINFID0 I - CCLK0 I - VIN1[7: VINVSYNC1 I - VINHSYNC1 I - VINFID1 I - CCLK1 ...
Page 30
MB86R01 DATA SHEET 7.2.18. ICE related pin Pin name I/O Polarity RTCK O - XSRST IO N 7.2.19. Multiplex setting related pin Pin name I/O Polarity JTAGSEL I - MPX_MODE_5[1: MPX_MODE_1[1: USB_MODE I - TESTMODE[2:0] I ...
Page 31
MB86R01 DATA SHEET 7.2.22. MediaLB related pin Pin name I/O Polarity MLB_DATA IO P MLB_SIG IO P MLB_CLK I - *1: MediaLB pin of this LSI uses 3.3[V] I/O; therefore, when connecting bus's voltage is not 3.3[V], level conversion at ...
Page 32
MB86R01 DATA SHEET 7.2.24. Unused pin Proceed following processes for unused pin. Pin JEDEC Pin name No DOUTB1[2], MEM_XWR[2], DOUTB0[ DOUTB1[6], MEM_ED[18], DOUTR0[ DOUTG1[4], MEM_ED[22], GPIO_PD[ DOUTR1[2], MEM_ED[26], GPIO_PD[12 DCLKIN1 ...
Page 33
MB86R01 DATA SHEET Pin JEDEC Pin name No. 45 AF20 I2C_SCL1 46 AF21 I2C_SDA1 47 AF22 INT_A[0] 48 AF23 MA[8] 49 AF24 MA[12] 52 AE26 MA[7] 53 AD26 MA[3] 54 AC26 MA[1] 55 AB26 MBA[1] 57 Y26 MDQSN[0] 58 W26 ...
Page 34
MB86R01 DATA SHEET Pin JEDEC Pin name No. 106 G2 DOUTR1[5], MEM_ED[29], I2S_WS0 108 J2 GV1, DREQ[7] 109 K2 VIN0[6] 110 L2 VIN0[2] 112 N2 VINFID0, GI1[3], MLB_CLK 113 P2 USB_AVDP 114 R2 USB_FSDP 115 T2 USB_FSDM 116 U2 USB_AVSF2 ...
Page 35
MB86R01 DATA SHEET Pin JEDEC Pin name No. 151 AA25 MCKE 152 Y25 MDQ[2] 153 W25 MDQ[0] 154 V25 VREF0 155 U25 MDQ[13] 156 T25 MDQ[8] 157 R25 MDQ[15] 160 M25 MDQ[21] 161 L25 MDQ[16] 162 K25 VREF1 163 J25 ...
Page 36
MB86R01 DATA SHEET Pin JEDEC Pin name No. 200 K3 VIN0[7] 201 L3 VIN0[3] 202 M3 VINVSYNC0, GI1[5], MLB_DATA 203 N3 VINHSYNC0, GI1[4], MLB_SIG 204 P3 USB_AVSF1 205 R3 USB_AVDF1 206 T3 USB_AVSF2 207 U3 USB_AVDF2 208 V3 VIN1[7], RI1[7], ...
Page 37
MB86R01 DATA SHEET Pin JEDEC Pin name No. 244 R24 MDM[1] 247 M24 MDQ[18] 248 L24 MDQ[17] 249 K24 MDQ[23] 250 J24 MDQ[26] 251 H24 MDQ[28] 252 G24 MDM[3] 253 F24 MEM_ED[1] 254 E24 MEM_ED[5] 255 D24 MEM_ED[9] 256 C24 ...
Page 38
MB86R01 DATA SHEET Pin JEDEC Pin name No. 293 Y4 VIN1[0], GI1[6], I2S_WS1 294 AA4 VINHSYNC1, I2S_SDI1 295 AB4 I2S_WS2, BI1[3], SPI_SS 296 AC4 IDE_DINTRQ, I2S_SDO1 297 AC5 IDE_DD[15], CAN_TX0 298 AC6 IDE_DD[11], GPIO_PD[23] 299 AC7 IDE_DD[7], GPIO_PD[19] 300 AC8 ...
Page 39
MB86R01 DATA SHEET Pin JEDEC Pin name No. 336 D21 MEM_EA[9] 337 D20 MEM_EA[13] 338 D19 MEM_EA[17] 339 D18 MEM_EA[21] 340 D17 MEM_EA[24] 341 D16 MEM_XCS[0] 342 D15 MEM_RDY 344 D13 TDI 346 D11 TRACEDATA[2], UART_SOUT4 347 D10 RTCK 348 ...
Page 40
MB86R01 DATA SHEET 7.2.25. Unused pin with pin multiplex function in the duplex case PWM, I2S1, and CAN pins may be duplicated and allocated to external pin depending on pin multiplex function's group combination. In this case, follow the procedure ...
Page 41
MB86R01 DATA SHEET 8. Electrical Characteristics 8.1. Maximum Ratings Table 8-1, Table 8-2, and Table 8-3 show the maximum ratings. Table 8-1 Maximum Ratings Parameter Symbol Supply voltage VDDI, PLLVDD VDDE DDRVDE Input voltage V I Output voltage V O ...
Page 42
MB86R01 DATA SHEET Table 8-2 ADC Maximum Ratings Parameter Symbol Supply voltage AD_AVD0 Input voltage AD_VRH0 AD_VRH1 AD_VRL0 AD_VRL1 AD_VIN0 AD_VIN1 Output voltage AD_VR0 AD_VR1 Junction temperature T J The maximum ratings of USB PHY are shown in Table 8-3. ...
Page 43
MB86R01 DATA SHEET 8.2. Recommended Operating Conditions Table 8-4 3.3V Standard CMOS I/O Recommended Operating Conditions Parameter Power supply voltage Input voltage 3.3V CMOS (High level) Input voltage 3.3V CMOS (Low level) Operating ambient temperature Junction temperature Table 8-5 SSTL_18 ...
Page 44
MB86R01 DATA SHEET 8.3. Precautions at Power On 8.3.1. Recommended Power On/Off Sequence Follow the power on/off sequence as shown below: <ON>: VDDI (internal and PLLVDD) → DDRVDE (external) → VDDE (external) → Signal <OFF>: Signal → VDDE (external) → ...
Page 45
MB86R01 DATA SHEET 8.3.2. Power On Reset VDDI (internal) VDDE (external) DDRVDE (DRAM) Input clock immediately after power-on CLK Input "L" when power-on XRST 2 μs or more output "L" when power-on XSRST XTRST input is required only when MB86R01 ...
Page 46
MB86R01 DATA SHEET 8.4. DC Characteristics 8.4.1. 3.3V Standard CMOS I/O Table 8-7 shows 3.3V standard CMOS I/O DC characteristics. Table 8-7 Standard CMOS I/O DC Characteristics Parameter Symbol H level input voltage VIH L level input voltage VIL H ...
Page 47
MB86R01 DATA SHEET 8.4.1.1. 3.3V Standard CMOS I/O V-I Characteristic (Driving Capability 1) Conditions MIN: Process = Slow TYP: Process = Typical T MAX: Process = Fast Figure 8-4 3.3V Standard CMOS I/O V-I Characteristic (Driving Capability 1) FUJITSU MICROELECTRONICS ...
Page 48
MB86R01 DATA SHEET 8.4.1.2. 3.3V Standard CMOS I/O V-I Characteristic (Driving Capability 2) Conditions MIN: Process = Slow TYP: Process = Typical T MAX: Process = Fast Figure 8-5 3.3V Standard CMOS I/O V-I Characteristic (Driving Capability 2) FUJITSU MICROELECTRONICS ...
Page 49
MB86R01 DATA SHEET 8.4.1.3. 3.3V Standard CMOS I/O V-I Characteristics (Driving Capability 3) Conditions MIN: Process = Slow TYP: Process = Typical T MAX: Process = Fast Figure 8-6 3.3 V Standard CMOS I/O V-I Characteristic (Driving Capability 3) FUJITSU ...
Page 50
MB86R01 DATA SHEET 8.4.2. DDR2SDRAM IF I/O (SSTL_18) SSTL_18 DC characteristics (excerpted from JESD8-15a). Table 8-8 SSTL18 Input DC Logic Levels (Single Ended) Symbol Parameter VIH (DC) DC input logic High VIL (DC) DC input logic Low Table 8-9 SSTL18 ...
Page 51
MB86R01 DATA SHEET Table 8-15 SSTL18 Differential AC parameters Symbol VOX AC differential cross point voltage Note: External pin for DDR2SDRAM IO buffer is as follows. MDQSP[3:0], MDQSN[3:0], MDM[3:0], MDQ[31:0], MCKP, MCKN, MA[13:0], MBA[1:0], MCAS, MCKE, MCS, MRAS, MWE, ODTCONT, ...
Page 52
MB86R01 DATA SHEET 8.4.3. ADC Table 8-16 Recommended Operating Conditions Parameter Symbol Power supply voltage AD_AVD0 Reference voltage (H) AD_VRH0 AD_VRH1 Reference voltage (L) AD_VRL0 AD_VRL1 Decoupling capacitor AD_VR0 (*2) AD_VR1 (*2) Analog input voltage AD_VIN0 AD_VIN1 Analog input frequency ...
Page 53
MB86R01 DATA SHEET 2 8.4. Bus Fast Mode I/O 2 Table 8- I/O DC Characteristics Parameter & Condition "L" level input voltage "H" level input voltage Schmitt trigger hysteresis VDDE > 2[v] "L" level output voltage ...
Page 54
MB86R01 DATA SHEET 2 8.4.4. V-1 Characteristic Figure FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL Voltage (V) 2 Figure 8 V-I Characteristic Figure 48 ...
Page 55
MB86R01 DATA SHEET 8.4.5. USB2.0 Table 8-19 Recommended Operating Conditions (High-speed) Parameter Input levels for high-speed: high-speed squelch detection threshold (differential signal amplitude) High-speed disconnect detection threshold (differential signal amplitude) High-speed differential input signaling levels (this spec is based on ...
Page 56
MB86R01 DATA SHEET 8.5. AC CHARACTERISTIC In this chapter, the AC timing of external ports is described. 8.5.1. Memory Controller Signal Timing Table 8-21 Memory Controller AC Timing Signal Name Symbol MEM_XCS0 t MEM_XCS2 Chip Select delay time cso MEM_XCS4 ...
Page 57
MB86R01 DATA SHEET FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL Figure 8-8 SRAM/NOR Flash Read Figure 8-9 SRAM/NOR Flash Write 51 ...
Page 58
MB86R01 DATA SHEET Internal CLK t cso MEM_XCS0 MEM_XCS2 MEM_XCS4 t ao MEM_EA[24:1] MEM_RDY MEM_XWR[1: MEM_ED[31:0] FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL Figure 8-10 Low speed device Read Min 2Cycle(Internal CLK Min 0[ns] wro ...
Page 59
MB86R01 DATA SHEET FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL Figure 8-12 NOR Flash Page Read 53 ...
Page 60
MB86R01 DATA SHEET 8.5.2. DDR2SDRAM IF This is able to connect with DDR2 SDRAM which is in conformance with DDR2-400 in the JEDEC (JESD79-2C.) Timing regulation is described below, and output load condition is according to the PCB design guideline. ...
Page 61
MB86R01 DATA SHEET 8.5.2.1. DDR2SDRAM IF Timing Diagram MB86R01 DDR2C * External load condition: PCB design guideline FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL DDR2 SDRAM (DDR2-400) Timing regulation point Figure 8-13 Timing Regulation Point 55 CK CMD/AD DQ DQS ...
Page 62
MB86R01 DATA SHEET CK_out /CK_out CMD/ADD_out DQS_out Figure 8-14 Write Spec (1 and 2): CK-CMD/ADD and CK-DQS DQS_out tVD_setup_DQ DQ_out DM_out FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL tCK = 6ns@166MHz tVD_setup_CMD tSkew_DQS_CK tSkew_DQS_CK tCK = 6ns@166MHz tVD_hold_DQ Valid Data0 Valid Data1 ...
Page 63
MB86R01 DATA SHEET DQS_in tSETUP_DQ DQ_in DQS_in@delay Min DQS_in@delay Max Figure 8-17 Read Spec (2): DQS-R.T.T (RoundTrip Time) FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL tCK = 6ns@166MHz tHOLD_DQ tHOLD_DQ tSETUP_DQ Figure 8-16 Read ...
Page 64
MB86R01 DATA SHEET 8.5.3. GPIO Signal Timing Table 8-26 AC Timing Signal Symbol t Data output delay time do GPIO_PD[23:0] t Input data-width dw Internal clock is the standard of output delay. A indicates APB bus clock cycle, and it ...
Page 65
MB86R01 DATA SHEET 8.5.4. PWM Signal Timing 8.5.4.1. Output Signal Table 8-27 AC Timing of Ide Data Input Signal Signal Symbol Output delay of PWM_O0 based on APB- PWM_O0 T0 BusClock Output delay of PWM_O1 based on APB- PWM_O1 T1 ...
Page 66
MB86R01 DATA SHEET 8.5.5. GDC Display Signal Timing 8.5.5.1. Clock Table 8-28 AC timing of Video Interface Clock Signal Signal Symbol Fdclki0 DCLKI frequency DCLKI0 Thdclki0 DCLKI H width Tldclki0 DCLKI L width Fdclki1 DCLKI frequency DCLKI1 Thdclki1 DCLKI H ...
Page 67
MB86R01 DATA SHEET 8.5.5.3. Output Signal Table 8-31 AC Timing of Video Interface Input Signal Signal Symbol DOUTR0[5:0], DOUTG0[5:0], Tdrgb0 RGB output delay time DOUTB0[5:0] DOUTR1[5:0], DOUTG1[5:0], Tdrgb1 RGB output delay time DOUTB1[5:0] HSYNC0 (o) Tdhsync0 HSYNC output delay time ...
Page 68
MB86R01 DATA SHEET n DCLKO 1/Fdclko n DCLKO (inverted) n DOUTR [5:0] n DOUTG [5:0] n DOUTB [5:0] n HSYNC (o) n VSYNC (o) n CSYNC n GV Figure 8-21 Display Output Signal Timing There is no definition of AC ...
Page 69
MB86R01 DATA SHEET 8.5.6. GDC Video Capture Signal Timing 8.5.6.1. Clock Table 8-32 AC Timing of Video Capture Interface Clock Signal Signal Symbol f Capture clock frequency CCLK CCLK0, t Capture clock H width CCLK1 HCCLK t Capture clock L ...
Page 70
MB86R01 DATA SHEET CCLK0/1 VIN0 /1 RI,GI,BI VINHSYNC0/1 VINVSYNC0/1 VINFID0/1 Figure 8-23 Video Capture Input Signal Timing FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL t t SVI HVI t t SRI HRI t t SGI HGI t t SBI HBI t t ...
Page 71
MB86R01 DATA SHEET 8.5.7. I2S Signal Timing Table 8-34 Timing Requirements Signal Symbol t Operating frequency, I2S_SCKx (slave Mode) scyc I2S_SCKx t Pulse duration, I2S_SCKx High (slave Mode) shw t Pulse duration, I2S_SCKx Low (slave Mode) slw Setup time, external ...
Page 72
MB86R01 DATA SHEET t mcyc t t mhw I2S_SCKx t dfs I2S_WSx (FSPH=0, FSLN=0) I2S_WSx (FSPH=1, FSLN=0) t dfs I2S_WSx (FSPH=0, FSLN=1) I2S_WSx (FSPH=1, FSLN=1) I2S_SDOx I2S_SDIx FSPH is bit 2 of I2Sx_CNTREG register. FSLN is bit 1 of I2Sx_CNTREG ...
Page 73
MB86R01 DATA SHEET 8.5.8. UART Signal Timing Table 8-36 AC Timing Signal Symbol UART_SOUT0 UART_SOUT1 UART_SOUT2 t Data output delay time do UART_SOUT3 UART_SOUT4 UART_SOUT5 UART_SIN0 UART_SIN1 UART_SIN2 t Input data width dw UART_SIN3 UART_SIN4 UART_SIN5 t UART_XRTS0 XRTS output ...
Page 74
MB86R01 DATA SHEET 2 8.5. Bus Timing 2 Table 8-37 AC timing signal Signal Symbol T SDAI setup time S2SDAI I2C_SDA0 T SDAI hold time H2SDAI I2C_SDA1 T BUS free time WBFI T SCLI cycle ...
Page 75
MB86R01 DATA SHEET 8.5.10. SPI Signal Timing Table 8-38 SPI AC Timing Signal Symbol t SPI_SCK Operating frequency cyc t Setup time, SPI_DI valid before SPI_SCK sdi SPI_DI t Hold time, SPI_DI valid after SPI_SCK hdi t SPI_DO Delay time, ...
Page 76
MB86R01 DATA SHEET 8.5.11. CAN Signal Timing Table 8-39 CAN AC Timing Signal Symbol CAN_TX0 t Data output delay time do CAN_TX1 CAN_RX0 t Input data width dw CAN_RX1 Internal clock is the standard of output delay. Internal CLK CAN_TX0 ...
Page 77
MB86R01 DATA SHEET 8.5.12. MediaLB Signal Timing 8.5.12.1. MediaLB AC Spec Type A Ground = 0V; Load capacitance = 60pF; MediaLB speed = 256Fs or 512Fs 48kHz; all timing parameters specified from the valid voltage threshold as listed ...
Page 78
MB86R01 DATA SHEET 8.5.12.2. MediaLB AC Spec Type B Ground = 0V, Load capacitance = 40pF, MediaLB speed = 1024Fs, and Fs = 48kHz. All timing parameters are specified from the valid voltage threshold as listed below; unless otherwise noted. ...
Page 79
MB86R01 DATA SHEET Figure 8-31 MediaLB Pulse Width Variation Timing FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL Figure 8-30 MediaLB Timing 73 ...
Page 80
MB86R01 DATA SHEET 8.5.13. USB2.0 Signal Timing Table 8-46 High-speed AC Timing Signal Symbol Driver characteristics: USB_HSDP t Rise time (10% - 90%) hsr USB_HSDM t Fall time (10% - 90%) USB_FSDP hsf USB_FSDM – Driver waveform requirements Driver output ...
Page 81
MB86R01 DATA SHEET Differential Data Lines Figure 8-32 Data Signal Rise and Fall Time FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL 90% 10% Rise Time 75 90% 10% Fall Time ...
Page 82
MB86R01 DATA SHEET 8.5.14. IDE66 Signal Timing 8.5.14.1. IDE PIO Timing Table 8-49 AC timing of Register Access Symbol Description t0 Cycle time (min.) Address valid to IDE_XDIOR/IDE_XDIOW t1 setup (min.) IDE_XDIOR/IDE_XDIOW pulse width 8 bit t2 (min.) IDE_XDIOR/IDE_XDIOW recovery ...
Page 83
MB86R01 DATA SHEET IDE_XDCS[1:0] IDE_DA[2:0] IDE_XDIOR/ IDE_XDIOW IDE_DD[15:0] (Write Data) IDE_DD[15:0] (Read Data) IDE_DIORDY (no wait) IDE_DIORDY (wait) FUJITSU MICROELECTRONICS PROPRIETARY AND CONFIDENTIAL t0 Valid tRD tB Figure 8-33 PIO Access Timing 77 t9 t2i DATA ...
Page 84
MB86R01 DATA SHEET 8.5.14.2. IDE Ultra DMA Timing Table 8-51 AC timing of Ultra DMA Symbol Description Typical sustained average 2 cycle T2cycleTYP time 2 cycle time allowing for clock variations (from rising edge to next T2cycle rising edge or ...
Page 85
MB86R01 DATA SHEET <Ultra DMA Read Access> IDE_DMARQ Tui IDE_XDDMACK Tfs IDE_XDIOW (STOP) Tack Tenv Tzad IDE_XDIOR (HDMARDY) Tziordy IDE_DIORDY (DSTROBE) Tcycle Taz T2cycle IDE_DD[15:0] IDE_XDCS[1:0] Tack IDE_DA[2:0] <Ultra DMA Write Access> IDE_DMARQ Tui IDE_XDDMACK Tack Tenv Tli IDE_XDIOW (STOP) ...
Page 86
MB86R01 DATA SHEET 8.5.15. SD Signal Timing 8.5.15.1. Clock Table 8-52 AC Timing of Clock Signal Signal Name Symbol SD_CLK t_CLK SD_CLK cycle *1: 20.83MHz for SD memory card and 20MHz for multimedia card (MMC) 8.5.15.2. Input/Output Signal Table 8-53 ...
Page 87
MB86R01 DATA SHEET 8.5.16. ETM9 Trace Port Signal Timing Table 8-54 AC Timing of Trace Signal Signal Name Symbol Tctlsr TRACECTL setup time to rising edge of TRACECLK. Tctlhr TRACECTL hold time to rising edge of TRACECLK. TRACECTL Tctlsf TRACECTL ...
Page 88
MB86R01 DATA SHEET 8.5.17. EXIRC Signal Timing Table 8-55 AC Timing Signal Name Symbol t INT_A[3:0] Input data-width dw The case that external interrupt input request is edge (rising edge and falling edge), input data width (tdw) is regulated as ...
Page 89
...