CY7C68013A-56PVXC Cypress Semiconductor Corp, CY7C68013A-56PVXC Datasheet - Page 51
![IC MCU USB PERIPH HI SPD 56SSOP](/photos/6/50/65056/428-56-ssop_sml.jpg)
CY7C68013A-56PVXC
Manufacturer Part Number
CY7C68013A-56PVXC
Description
IC MCU USB PERIPH HI SPD 56SSOP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB FX2LP™r
Specifications of CY7C68013A-56PVXC
Package / Case
56-SSOP
Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
CY7C680xx
Ram Size
16K x 8
Interface
I²C, USB, USART
Number Of I /o
24
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Mounting Style
SMD/SMT
Operating Temperature Range
- 40 C to + 105 C
Supply Current
50 mA
Operating Supply Voltage
3 V to 3.6 V
Controller Family/series
(8051) USB
Core Size
8 Bit
No. Of I/o's
24
Program Memory Size
16KB
Cpu Speed
48MHz
No. Of Timers
3
Embedded Interface Type
I2C, USART, USB
Rohs Compliant
Yes
Data Bus Width
8 bit
Data Ram Size
16 KB
Interface Type
I2C, USART, USB
Maximum Clock Frequency
48 MHz
Number Of Programmable I/os
24
Number Of Timers
3
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY4611B - KIT USB TO ATA REFERENCE DESIGN428-1677 - KIT DEVELOPMENT EZ-USB FX2LP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-1627
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C68013A-56PVXC
Manufacturer:
AD
Quantity:
1 200
Company:
Part Number:
CY7C68013A-56PVXC
Manufacturer:
CY
Quantity:
5 530
Company:
Part Number:
CY7C68013A-56PVXC
Manufacturer:
CY
Quantity:
6 100
Company:
Part Number:
CY7C68013A-56PVXC
Manufacturer:
CYPRESS
Quantity:
3 900
Part Number:
CY7C68013A-56PVXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
CY7C68013A-56PVXCES
Manufacturer:
CY
Quantity:
5
10.17.2 Single and Burst Synchronous Write
The
signals during a synchronous write using IFCLK as the synchro-
nizing clock. The diagram illustrates a single write followed by
burst write of 3 bytes and committing all 4 bytes as a short packet
using the PKTEND pin.
■
■
■
■
The same sequence of events are also shown for a burst write
and are marked with the time indicators of T = 0 through 5.
Note For the burst mode, SLWR and SLCS are left asserted for
the entire duration of writing all the required data values. In this
burst write mode, after the SLWR is asserted, the data on the
Document #: 38-08032 Rev. *M
At t = 0 the FIFO address is stable and the signal SLCS is
asserted. (SLCS may be tied low in some applications) Note
that t
running at 48 MHz, the FIFO address setup time is more than
one IFCLK cycle.
At t = 1, the external master/peripheral must outputs the data
value onto the data bus with a minimum set up time of t
before the rising edge of IFCLK.
At t = 2, SLWR is asserted. The SLWR must meet the setup
time of t
edge of IFCLK) and maintain a minimum hold time of t
from the IFCLK edge to the deassertion of the SLWR signal).
If the SLCS signal is used, it must be asserted with SLWR or
before SLWR is asserted (The SLCS and SLWR signals must
both be asserted to start a valid write condition).
While the SLWR is asserted, data is written to the FIFO and on
the rising edge of the IFCLK, the FIFO pointer is incremented.
The FIFO flag is also updated after a delay of t
rising edge of the clock.
PKTEND
FIFOADR
FLAGS
DATA
IFCLK
SLWR
SLCS
Figure 31
SFA
SWR
has a minimum of 25 ns. This means when IFCLK is
(time from asserting the SLWR signal to the rising
shows the timing relationship of the SLAVE FIFO
t=0
Figure 31. Slave FIFO Synchronous Write Sequence and Timing Diagram
t
SFA
t=1
t=2
t
t
SFD
SWR
t
N
IFCLK
t=3
t
FDH
t
WRH
t
XFLG
t
XFLG
FAH
WRH
from the
SFD
(time
T=0
t
SFA
FIFO data bus is written to the FIFO on every rising edge of
IFCLK. The FIFO pointer is updated on each rising edge of
IFCLK. In
SLWR is deasserted. The short 4 byte packet can be committed
to the host by asserting the PKTEND signal.
There is no specific timing requirement that should be met for
asserting PKTEND signal with regards to asserting the SLWR
signal. PKTEND can be asserted with the last data value or
thereafter. The only requirement is that the setup time t
the hold time t
number of data values committed includes the last value written
to the FIFO. In this example, both the data value and the
PKTEND signal are clocked on the same rising edge of IFCLK.
PKTEND can also be asserted in subsequent clock cycles. The
FIFOADDR lines should be held constant during the PKTEND
assertion.
Although there are no specific timing requirement for the
PKTEND assertion, there is a specific corner case condition that
needs attention while using the PKTEND to commit a one
byte/word packet. Additional timing requirements exists when
the FIFO is configured to operate in auto mode and it is desired
to send two packets: a full packet (full defined as the number of
bytes in the FIFO meeting the level set in AUTOINLEN register)
committed automatically followed by a short one byte or word
packet committed manually using the PKTEND pin.
In this case, the external master must ensure to assert the
PKTEND pin at least one clock cycle after the rising edge that
caused the last byte or word that needs to be clocked into the
previous auto committed packet (the packet with the number of
bytes equal to what is set in the AUTOINLEN register). Refer to
Figure 23
T=1
T=2
>= t
t
SFD
SWR
N+1
for further details on this timing.
Figure
t
FDH
PEH
T=3
31, after the four bytes are written to the FIFO,
CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
must be met. In the scenario of
t
SFD
N+2
t
FDH
T=4
t
SFD
t
N+3
SPE
[20]
>= t
t
t
XFLG
FDH
T=5
t
WRH
PEH
Page 51 of 62
t
FAH
Figure
SPE
31, the
and
[+] Feedback