MPC866TCVR100A Freescale Semiconductor, MPC866TCVR100A Datasheet - Page 71

IC MPU POWERQUICC 100MHZ 357PBGA

MPC866TCVR100A

Manufacturer Part Number
MPC866TCVR100A
Description
IC MPU POWERQUICC 100MHZ 357PBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC866TCVR100A

Processor Type
MPC8xx PowerQUICC 32-Bit
Speed
100MHz
Voltage
1.8V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Processor Series
MPC8xx
Core
MPC8xx
Data Bus Width
32 bit
Maximum Clock Frequency
100 MHz
Maximum Operating Temperature
+ 100 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC866TCVR100A
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
MPC866TCVR100A
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC866TCVR100A
Manufacturer:
FREESCAL
Quantity:
364
Part Number:
MPC866TCVR100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC866TCVR100A
0
Table 28
Table 29
Freescale Semiconductor
1
1
Num
The ratio SyncClk/(BRGCLK/pre_scaler) must be greater or equal to 4/1.
200
200
202
203
204
205
206
207
208
209
210
211
Num
SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3) * pre_scaler * 2).
The ratio SyncClk/(Brg_Clk/pre_scaler) must be greater or equal to 4/1.
200
200
202
203
204
205
206
207
208
209
210
211
SCL frequency is given by SCL = BrgClk_frequency / ((BRG register + 3) * pre_scaler * 2).
shows the I
shows the I
SCL clock frequency (slave)
SCL clock frequency (master)
Bus free time between transmissions
Low period of SCL
High period of SCL
Start condition setup time
Start condition hold time
Data hold time
Data setup time
SDL/SCL rise time
SDL/SCL fall time
Stop condition setup time
SCL clock frequency (slave)
SCL clock frequency (master)
Bus free time between transmissions
Low period of SCL
High period of SCL
Start condition setup time
Start condition hold time
Data hold time
Data setup time
SDL/SCL rise time
SDL/SCL fall time
Stop condition setup time
2
2
C (SCL < 100 kHz) timings.
C (SCL > 100 kHz) timings.
Characteristic
MPC866/MPC859 Hardware Specifications, Rev. 2
Characteristic
Table 29. I
Table 28. I
1
1
2
2
C Timing (SCL < 100 kHz)
C Timing (SCL > 100 kHz)
Expression
fSCL
fSCL
BRGCLK/16512
1/2(2.2 * fSCL)
1/(2.2 * fSCL)
1/(2.2 * fSCL)
1/(2.2 * fSCL)
1/(2.2 * fSCL)
1/(2.2 * fSCL)
1/(40 * fSCL)
Min
0
0
All Frequencies
Min
250
All Frequencies
1.5
4.7
4.7
4.0
4.7
4.0
4.7
0
0
CPM Electrical Characteristics
1/(10 * fSCL)
1/(33 * fSCL)
BRGCLK/48
BRGCLK/48
Max
Max
100
100
300
1
Unit
kHz
kHz
μs
μs
μs
μs
μs
μs
μs
μs
ns
ns
Unit
Hz
Hz
s
s
s
s
s
s
s
s
s
s
71

Related parts for MPC866TCVR100A