MC68340AG16VE Freescale Semiconductor, MC68340AG16VE Datasheet - Page 276

• Manufacturer Part Number: MC68340AG16VE
• Description: IC MPU 32BIT 16MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor

Specifications of MC68340AG16VE

• Processor Type: M683xx 32-Bit
• Speed: 16MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 144-LQFP
• Controller Family/series: 68K
• Core Size: 32 Bit
• No. Of I/o's: 16
• Cpu Speed: 16MHz
• No. Of Timers: 2
• Embedded Interface Type: UART
• Digital Ic Case Style: LQFP
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

6.7.2 Interrupt Register (INTR)
The INTR contains the priority level for the channel interrupt request and the 8-bit vector
number of the interrupt. The register can be read or written to at any time while in
supervisor mode and while the DMA module is enabled (i.e., the STP bit in the MCR is
cleared).
INTR1, INTR2
Bits 15–11—Reserved
INTL—Interrupt Level Bits
INTV—Interrupt Vector Bits
6.7.3 Channel Control Register (CCR)
The CCR controls the configuration of the DMA channel. This register is accessible in
either supervisor or user space. The CCR can always be read or written to when the DMA
module is enabled (i.e., the STP bit in the MCR is cleared).
6-26
RESET:
15
The reset value of the IARB field is $0, which prevents the DMA module from arbitrating
during the interrupt acknowledge cycle. The system software should initialize the IARB
field to a value from $F (highest priority) to $1 (lowest priority).
0
0
Each module that can generate interrupts has an interrupt level field. The interrupt level
field contains the priority level of the interrupt for its associated channel. The priority
level encoded in these bits is sent to the CPU32 on the appropriate IRQ signal. The
CPU32 uses this value to determine servicing priority. See Section 5 CPU32 for more
information.
Each module that can generate interrupts has an interrupt vector field. The interrupt
vector field contains the vector number of the interrupt for its associated channel. This
8-bit number indicates the offset from the base of the vector table where the address of
the exception handler for the specified interrupt is located. The INTV field is reset to
$0F, which indicates an uninitialized interrupt condition. See Section 5 CPU32 for more
information.
14
0
0
13
The DMA module uses only one set of IARB bits for both
channels. A read or write to either MCR accesses the same
IARB control bits.
0
0
12
0
0
11
Freescale Semiconductor, Inc.
0
0
For More Information On This Product,
10
0
MC68340 USER’S MANUAL
Go to: www.freescale.com
INTL
9
0
8
0
NOTE
7
0
6
0
5
0
4
0
INTV
3
1
Supervisor Only
2
1
$784, $7A4
MOTOROLA
1
1
0
1