MC68040RC33V Freescale Semiconductor, MC68040RC33V Datasheet - Page 208

no-image

MC68040RC33V

Manufacturer Part Number
MC68040RC33V
Description
IC MICROPROCESSOR 32BIT PGA-182
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68040RC33V

Processor Type
M680x0 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
179-PGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
33MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
182
Package Type
PGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68040RC33V
Manufacturer:
MOT
Quantity:
968
Part Number:
MC68040RC33V
Manufacturer:
MOT
Quantity:
968
Part Number:
MC68040RC33V
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68040RC33V
Manufacturer:
IDT
Quantity:
103
Part Number:
MC68040RC33V
Manufacturer:
FREESCALE
Quantity:
20 000
should not exceed V
BCLKS before being used and must meet the specified setup and hold times to BCLK
(specifications #51 and #52 in Section 11 MC68040 Electrical and Thermal
Characteristics) only if recognition by a specific BCLK rising edge is required. MI is
asserted while the M68040 is in reset.
Once RSTI negates, the processor is internally held in reset for another 128 clock cycles.
During the reset period, all signals that can be, are three-stated, and the rest are driven to
their inactive state. Once the internal reset signal negates, all bus signals continue to
remain in a high-impedance state until the processor is granted the bus. Afterwards, the
first bus cycle for reset exception processing begins. In Figure 7-44 the processor
assumes implicit bus ownership before the first bus cycle begins. The levels on CDIS
MDIS, and IPL2–IPL0 are used to selectively enable the special modes of operation when
RSTI is negated. These signals should be driven to their normal levels before the end of
the 128-clock internal reset period.
7-66
CDIS, MDIS,
IPL2–IPL0
SIGNALS
V CC
BCLK
RSTI
+5 V
BUS
TIP
0 V
BR
BG
TS
BB
MI
Undefined
CC
Figure 7-44. Initial Power-On Reset Timing
Freescale Semiconductor, Inc.
while it is ramping up. RSTI is internally synchronized for two
For More Information On This Product,
CLOCKS
t 10
>
M68040 USER’S MANUAL
Go to: www.freescale.com
CLOCKS
2
CLOCKS
128
MOTOROLA
,

Related parts for MC68040RC33V