ATF16V8C-7JU Atmel, ATF16V8C-7JU Datasheet - Page 7

IC PLD 7NS 20PLCC

ATF16V8C-7JU

Manufacturer Part Number
ATF16V8C-7JU
Description
IC PLD 7NS 20PLCC
Manufacturer
Atmel
Datasheets

Specifications of ATF16V8C-7JU

Programmable Type
EE PLD
Number Of Macrocells
8
Voltage - Input
5V
Speed
7ns
Mounting Type
Surface Mount
Package / Case
20-PLCC
Family Name
ATF16V8C
Process Technology
EECMOS
# Macrocells
8
# I/os (max)
8
Frequency (max)
125MHz
Propagation Delay Time
7.5ns
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
20
Logic Family
ATF16V8C
Maximum Operating Frequency
125 MHz
Number Of Programmable I/os
8
Delay Time
7.5 ns
Operating Supply Voltage
5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Product Terms Per Macro
8
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATF16V8C-7JU
Manufacturer:
ATM
Quantity:
3 000
Part Number:
ATF16V8C-7JU
Manufacturer:
ATM
Quantity:
3 000
Part Number:
ATF16V8C-7JU
Manufacturer:
ATMEL
Quantity:
120
Part Number:
ATF16V8C-7JU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATF16V8C-7JU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
0425H–PLD–3/11
11.
12.
Security fuse usage
A single fuse is provided to prevent unauthorized copying of the ATF16V8C fuse patterns. Once programmed, fuse verify
and preload are inhibited. However, the 64-bit user signature remains accessible.
The security fuse will be programmed last, as its effect is immediate.
Input and I/O pin-keeper circuits
The ATF16V8C contains internal input and I/O pin-keeper circuits. These circuits allow each ATF16V8C pin to hold its
previous value even when it is not being driven by an external source or by the device’s output buffer. This helps insure
that all logic array inputs are at known, valid logic levels. This reduces system power by preventing pins from floating to
indeterminate levels. By using pin-keeper circuits rather than pull-up resistors, there is no DC current required to hold the
pins in either logic state (high or low).
These pin-keeper circuits are implemented as weak feedback inverters, as shown in the Input Diagram below. These
keeper circuits can easily be overdriven by standard TTL- or CMOS-compatible drivers. The typical overdrive current
required is 40μA.
Figure 13.
Figure 14.
Input diagram
I/O diagram
Atmel ATF16V8C
7

Related parts for ATF16V8C-7JU