ATF16V8BQL-15PI Atmel, ATF16V8BQL-15PI Datasheet - Page 10
![IC PLD 15NS 20DIP](/photos/6/80/68043/313-20-dip_sml.jpg)
ATF16V8BQL-15PI
Manufacturer Part Number
ATF16V8BQL-15PI
Description
IC PLD 15NS 20DIP
Manufacturer
Atmel
Datasheet
1.ATF16V8B-15SU.pdf
(26 pages)
Specifications of ATF16V8BQL-15PI
Programmable Type
EE PLD
Number Of Macrocells
8
Voltage - Input
5V
Speed
15ns
Mounting Type
Through Hole
Package / Case
20-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
ATF16V8BQL15PI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATF16V8BQL-15PI
Manufacturer:
FMD
Quantity:
5 000
Part Number:
ATF16V8BQL-15PI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
11.1
10
ATF16V8B Registered Mode
ATF16V8B/BQ/BQL
PAL Device Emulation/PAL Replacement. The registered mode is used if one or more regis-
ters are required. Each macrocell can be configured as either a registered or combinatorial
output or I/O, or as an input. For a registered output or I/O, the output is enabled by the OE pin,
and the register is clocked by the CLK pin. Eight product terms are allocated to the sum term.
For a combinatorial output or I/O, the output enable is controlled by a product term, and seven
product terms are allocated to the sum term. When the macrocell is configured as an input, the
output enable is permanently disabled.
Any register usage will make the compiler select this mode. The following registered devices
can be emulated using this mode:
16R8
16R6
16R4
Figure 11-1. Registered Configuration for Registered Mode
Notes:
Figure 11-2. Combinatorial Configuration for Registered Mode
Notes:
1. Pin 1 controls common CLK for the registered outputs. Pin 11 controls common OE for the reg-
2. The development software configures all the architecture control bits and checks for proper pin
1. Pin 1 and Pin 11 are permanently configured as CLK and OE.
2. The development software configures all the architecture control bits and checks for proper pin
16RP8
16RP6
16RP4
istered outputs. Pin 1 and Pin 11 are permanently configured as CLK and OE.
usage automatically.
usage automatically.
(1)(2)
(1)(2)
0364J–PLD–7/05