AD1888JCP-REEL Analog Devices Inc, AD1888JCP-REEL Datasheet - Page 20

IC CODEC AUDIO-PC AC'97 48LFCSP

AD1888JCP-REEL

Manufacturer Part Number
AD1888JCP-REEL
Description
IC CODEC AUDIO-PC AC'97 48LFCSP
Manufacturer
Analog Devices Inc
Series
SoundMAX®r
Type
Audio Codec '97r
Datasheet

Specifications of AD1888JCP-REEL

Data Interface
Serial
Resolution (bits)
16, 20 b
Number Of Adcs / Dacs
2 / 6
Sigma Delta
No
Dynamic Range, Adcs / Dacs (db) Typ
80 / 90
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Voltage - Supply, Digital
3.15 V ~ 3.45 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-VFQFN, CSP Exposed Pad
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD1888JCP-REEL
Manufacturer:
AD
Quantity:
2 500
Part Number:
AD1888JCP-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD1888
Table 28. Extended Audio ID Register (Index 28h)
Reg
No.
28h
The extended audio ID register identifies which extended audio features are supported. A nonzero extended audio ID value indicates one or more of the extended
audio features are supported. All registers not shown and bits containing an X are assumed to be reserved.
VRA
DRA
SPDIF
DSA[1,0]
CDAC
SDAC
LDAC
AMAP
REV[1,0]
ID[1:0]
Name
Ext’d
Audio
ID
Variable Rate PCM Audio Support (Read Only).
This bit returns a 1 when read to indicate that the Variable Rate PCM Audio is supported.
Double Rate Audio (Read Only).
This bit returns a 1 when read to indicate that the optional Double Rate RCM Audio is supported for PCM L and PCM R.
SPDIF Support (Read Only). This bit returns a 1 when read to indicate that the SPDIF transmitter is supported (IEC958).
This bit is also used to validate that the SPDIF transmitter output is actually enabled. The SPDIF bit is only allowed to be set high
if the SPDIF pin (48) is pulled down at power-up, enabling the codec transmitter logic. If the SPDIF pin is floating or pulled high
at power-up, the transmitter logic is disabled and therefore this bit returns a low, indicating that the SPDIF transmitter is not
available. This bit must always be read back to verify that the SPDIF transmitter is actually enabled.
DAC Slot Assignments (Read/Write) (Reset Default = 00)
00 DACs 1, 2 = 3 and 4
01 DACs 1, 2 = 7 and 8
10 DACs 1, 2 = 6 and 9
11 Reserved
PCM CENTER DAC Support (Read Only).
This bit returns a 1 when read to indicate that PCM center DAC is supported.
PCM Surround DAC Support (Read Only).
This bit returns a 1 when read to indicate that PCM surround left and right DACs are supported.
PCM LFE DAC Support (Read Only),
This bit returns a 1 when read to indicate that PCM LFE DAC is supported.
Slot DAC Mappings Based on Codec ID (Read Only).
This bit returns a 1 when read to indicate that slot/DAC mappings based on codec ID are supported.
REV[1,0] = 01 indicates codec is AC ’97 revision 2.2 compliant (Read Only).
Indicates Codec Configuration (Read Only).
00 = Primary
01, 10, 11 = Secondary
D15
ID1
D14
ID0
NORMAL
X
D13
PR0 = 1
ADC = 1
READY = 1
PR0 = 0
D12
X
AND
DACs 3, 4 = 7 and 8
DACs 3, 4 = 6 and 9
DACs 3, 4 = disabled
ADCs OFF
D11
REV1
PR0
Figure 10. One Example of AC ’97 Power-Down/Power-Up Flow
PR1 = 1
D10
REV0
DAC = 1
PR1 = 0
AND
DACs OFF
D9
AMAP
PR1
Rev. A | Page 20 of 32
DEFAULT
PR2 = 1
D8
LDAC
ANL = 1
PR2 = 0
AND
DACs 5, 6 = 6 and 9
DACs 5, 6 = disabled
DACs 5, 6 = disabled
ANALOG
PR2 OR
D7
SDAC
OFF
PR3
PR4 = 1
D6
CDAC
RESET
WARM
RESET
COLD
DIGITAL I/F
D5
DSA1
OFF
PR4
D4
DSA0
SHUT OFF
D3
X
AC-LINK
D2
SPDIF
D1
DRA
D0
VRA
Default
x3C7h

Related parts for AD1888JCP-REEL