MAX3421EEHJ+T Maxim Integrated Products, MAX3421EEHJ+T Datasheet - Page 21
![IC USB PERIPH/HOST CNTRL 32TQFP](/photos/6/50/65051/32-tqfp_21-0110b_sml.jpg)
MAX3421EEHJ+T
Manufacturer Part Number
MAX3421EEHJ+T
Description
IC USB PERIPH/HOST CNTRL 32TQFP
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX3421EETJ.pdf
(32 pages)
Specifications of MAX3421EEHJ+T
Controller Type
USB Peripheral Controller
Interface
USB/Serial
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
15mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-TQFP, 32-VQFP
For Use With
MAX3421EVKIT-1+ - EVAL KIT FOR MAX3421E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
1) The SPI master sets the clock to its inactive state.
2) The SPI master selects the MAX3421E by driving
3) The SPI master turns on its output driver and clocks
4) After eight clock cycles, the master can drive SS
Figure 17. SPI Port in Full-Duplex Mode (Peripheral Mode)
Figure 18. SPI Port in Full-Duplex Mode (Host Mode)
While SS is high, the master can drive the MOSI pin
to any value.
SS low and placing the first data bit (MSB) to write
on the MOSI input.
the command byte into the MAX3421E on the rising
edges of the SCLK it supplies. The SPI master
changes its MOSI data on the falling edges of SCLK.
high to deselect the MAX3421E.
MISO
SCLK
MOSI
*ACKSTAT BIT NOT USED
MISO
SCLK
MOSI
SS
SS
______________________________________________________________________________________
HXFRDNIRQ
REG4
SUSPIRQ
REG4
FRAMEIRQ
REG3
URESIRQ
REG3
CONNIRQ
USB Peripheral/Host Controller
SUDAVIRQ
REG2
REG2
SPI MODE 0,0 (CPOL = 0, CPHA = 0)
SPI MODE 0,0 (CPOL = 0, CPHA = 0)
SUSDNIRQ
IN3BAVIRQ
REG1
REG1
SNDBAVIRQ
IN2BAVIRQ
REG0
5) To write SPI data, the SPI master keeps its output
6) The SPI master terminates the SPI cycle by return-
Figures 10 and 11 show timing diagrams for full- and
half-duplex operation.
The serial-interface engine (SIE) does most of the
detailed work required by USB protocol:
REG0
driver on and clocks subsequent bytes into the
MOSI pin. To read SPI data, after the eighth clock
cycle the SPI master tri-states its output driver and
begins clocking in data bytes from the MOSI pin.
ing SS high.
RCVDAVIRQ
OUT1DAVIRQ OUT0DAVIRQ
0
with SPI Interface
0
RSMREQIRQ BUSEVENTIRQ
USB Serial-Interface Engine
DIR
DIR
IN0BAVIRQ
ACKSTAT*
ACKSTAT
X
X
21