SJA1000T/N,112 NXP Semiconductors, SJA1000T/N,112 Datasheet - Page 12

• Manufacturer Part Number: SJA1000T/N,112
• Description: IC STAND-ALONE CAN CTRLR 28-SOIC
• Manufacturer: NXP Semiconductors

Specifications of SJA1000T/N,112

• Controller Type: CAN Interface
• Interface: CAN
• Voltage - Supply: 4.5 V ~ 5.5 V
• Current - Supply: 15mA
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 28-SOIC (7.5mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935277294112; SJA1000T/N; SJA1000T/N

Philips Semiconductors
Notes
1. X means that the value of these registers or bits is not influenced.
2. Remarks in brackets explain functional meaning.
3. Reading the command register will always reflect a binary ‘11111111’.
4. On bus-off the error interrupt is set, if enabled.
5. Internal read/write pointers of the RXFIFO are reset to their initial values. A subsequent read access to the RXB
6.3.3
The contents of the control register are used to change the behaviour of the CAN controller. Bits may be set or reset by
the attached microcontroller which uses the control register as a read/write memory.
Table 3 Bit interpretation of the control register (CR); CAN address 0
2000 Jan 04
CR.7
CR.6
CR.5
CR.4
CR.3
CR.2
Stand-alone CAN controller
would show undefined data values (parts of old messages). If a message is transmitted, this message is written in
parallel to the receive buffer but no receive interrupt is generated and the receive buffer area is not locked. So, even
if the receive buffer is empty, the last transmitted message may be read from the receive buffer until it is overridden
by the next received or transmitted message.
Upon a hardware reset, the RXFIFO pointers are reset to the physical RAM address ‘0’. Setting CR.0 by software or
due to the bus-off event will reset the RXFIFO pointers to the currently valid FIFO start address which is different
from the RAM address ‘0’ after the first release receive buffer command.
BIT
C
ONTROL
OIE
EIE
TIE
SYMBOL
R
EGISTER
Overrun Interrupt Enable
Error Interrupt Enable
Transmit Interrupt Enable
(CR)
NAME
VALUE
12
1
0
1
0
1
0
reserved; note 1
reserved; note 2
reserved; note 3
enabled; if the data overrun bit is set, the
microcontroller receives an overrun interrupt
signal (see also status register; Table 5)
disabled; the microcontroller receives no overrun
interrupt signal from the SJA1000
enabled; if the error or bus status change, the
microcontroller receives an error interrupt signal
(see also status register; Table 5)
disabled; the microcontroller receives no error
interrupt signal from the SJA1000
enabled; when a message has been successfully
transmitted or the transmit buffer is accessible
again, (e.g. after an abort transmission command)
the SJA1000 transmits a transmit interrupt signal
to the microcontroller
disabled; the microcontroller receives no transmit
interrupt signal from the SJA1000
FUNCTION
Product specification
SJA1000