MC33389CDW Freescale Semiconductor, MC33389CDW Datasheet - Page 40
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MC33389CDW
Manufacturer Part Number
MC33389CDW
Description
IC SYSTEM BASE W/CAN 28-SOIC
Manufacturer
Freescale Semiconductor
Datasheet
1.MC33389DDWR2.pdf
(49 pages)
Specifications of MC33389CDW
Controller Type
System Basis Chip
Interface
CAN
Voltage - Supply
5.5 V ~ 18 V
Current - Supply
45mA
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
28-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC33389CDW
Manufacturer:
FREE
Quantity:
1 429
Company:
Part Number:
MC33389CDW
Manufacturer:
FREESCALE Semiconductor
Quantity:
38
Part Number:
MC33389CDW
Manufacturer:
MC
Quantity:
20 000
Company:
Part Number:
MC33389CDWR2
Manufacturer:
ON
Quantity:
10 736
Table 41. VBSR1 VBSR0
Table 42. Interrupt Mask Control Register 1 (IMR1)
Table 43. Interrupt Mask Control Register 2 (IMR2)
appropriate bits in different SPI registers. For a faster read-out, these bits are merged in ISR1 and ISR2. A reset cannot be
completed for registers ISR1 and ISR2.
Table 44. Interrupt Source Register 1 (ISR1)
Table 45. Interrupt Source Register 2 (ISR2)
40
33389
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
To enable the appropriate interrupt, the mask bit has to be set to 1. To disable the interrupt the bit, it must be cleared to 0. After a power-ON
reset or RST = Low, the bits are cleared to 0. All interrupts are disabled. Explanation for the abbreviations:
HV = V
HT = High temperature on V1 or V2
MTPW = Medium temperature pre-warning on V1 or V2
BATU = Battery under voltage (BATFail)
BUSF = CAN bus failure
SPIE = SPI error
WU = Wake-up
V2SR: 1 = V2 ON, 0 = V2 OFF
V3SR: 1 = V3 over temperature, 0 = V3 no over temperature
VBSR1 is real time information. It cannot be reset. Bits V3SR, V2SR, and VBSR0 are latched and can be reset by a Read operation of the
register.
Address
Address
Address
Address
RESET
The next two registers (IMR1 and IMR2) mask the interrupt function.
RESET
RESET
The next two registers (ISR1 and ISR2) read the interrupt source. All bits in registers ISR1 and ISR2 are copies of the
RESET
IMR1
$01D
IMR2
$01E
$021
$022
ISR
ISR
BAT
VBSR1
High voltage
0
x
1
W
W
W
W
R
R
R
R
Bit 7
Bit 7
Bit 7
Bit 7
—
—
—
—
VBSR0
Bit 6
Bit 6
Bit 6
Bit 6
0
1
x
—
—
—
—
Bit 5
Bit 5
Bit 5
Bit 5
—
—
—
—
Bit 4
Bit 4
Bit 4
Bit 4
—
—
—
—
Bit 3
Bit 3
Bit 3
Bit 3
Under Voltage (BATFail)
HV
HV
—
—
0
0
Over Voltage (BATHigh)
No Failure on VBAT
Description
Analog Integrated Circuit Device Data
HTPW
BUSF
HTPW
BUSF
Bit 2
Bit 2
Bit 2
Bit 2
0
0
0
0
Freescale Semiconductor
MTPW
MTPW
SPIE
Bit 1
SPIE
Bit 1
Bit 1
Bit 1
0
0
0
0
BATU
BATU
Bit 0
Bit 0
WU
Bit 0
Bit 0
WU
0
0
0
0