PIC18F4620-I/P Microchip Technology Inc., PIC18F4620-I/P Datasheet - Page 276

no-image

PIC18F4620-I/P

Manufacturer Part Number
PIC18F4620-I/P
Description
40 Pin, 64 KB Flash, 3968 RAM, 36 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F4620-I/P

A/d Inputs
13-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
1024 Bytes
Input Output
36
Interface
SPI/I2C/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
64K Bytes
Ram Size
4K Bytes
Speed
40 MHz
Timers
1-8 bit, 3-16 bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F4620-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F4620-I/P
0
Part Number:
PIC18F4620-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F4620-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F4620-I/PT
0
PIC18F2525/2620/4525/4620
ADDWFC
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
DS39626B-page 274
Q Cycle Activity:
Before Instruction
After Instruction
Decode
CARRY bit =
REG
W
CARRY bit =
REG
W
Q1
register ‘f’
=
=
=
=
ADD W and CARRY bit to f
ADDWFC
0
d
a
(W) + (f) + (C)
N,OV, C, DC, Z
Add W, the CARRY flag and data
memory location ‘f’. If ‘d’ is ‘0’, the
result is placed in W. If ‘d’ is ‘1’, the
result is placed in data memory
location ‘f’.
If ‘a’ is ‘0’, the Access Bank is selected.
If ‘a’ is ‘1’, the BSR is used to select the
GPR bank (default).
If ‘a’ is ‘0’ and the extended instruction
set is enabled, this instruction operates
in Indexed Literal Offset Addressing
mode whenever f
Section 24.2.3 “Byte-Oriented and
Bit-Oriented Instructions in Indexed
Literal Offset Mode” for details.
1
1
ADDWFC
Read
0010
Q2
f
1
02h
4Dh
0
02h
50h
[0,1]
[0,1]
255
00da
f {,d {,a}}
REG, 0, 1
Process
Data
Q3
dest
95 (5Fh). See
ffff
destination
Write to
Q4
ffff
Preliminary
ANDLW
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
Q Cycle Activity:
Before Instruction
After Instruction
Decode
W
W
Q1
=
=
Read literal
AND Literal with W
ANDLW
0
(W) .AND. k
N, Z
The contents of W are AND’ed with the
8-bit literal ‘k’. The result is placed in W.
1
1
ANDLW
0000
Q2
‘k’
A3h
03h
k
 2004 Microchip Technology Inc.
255
k
1011
05Fh
Process
W
Data
Q3
kkkk
Write to W
Q4
kkkk

Related parts for PIC18F4620-I/P