PIC16F648A-I/P Microchip Technology Inc., PIC16F648A-I/P Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F648A-I/P
Manufacturer Part Number
PIC16F648A-I/P
Description
18 PIN, 7 KB FLASH, 256 RAM, 16 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F648A-IP.pdf
(132 pages)
Specifications of PIC16F648A-I/P
Comparators
2
Cpu Speed
5 MIPS
Eeprom Memory
256 Bytes
Input Output
16
Interface
USART
Memory Type
Flash
Number Of Bits
8
Package Type
18-pin PDIP
Programmable Memory
7K Bytes
Ram Size
256 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F648A-I/P
Manufacturer:
MICROCHIP
Quantity:
2 100
Part Number:
PIC16F648A-I/P
Manufacturer:
MICROCH
Quantity:
20 000
TABLE 2-1:
2003 Microchip Technology Inc.
Bank 0
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
Legend:
Note 1:
Addr
2:
3:
INDF
TMR0
PCL
STATUS
FSR
PORTA
PORTC
PCLATH
INTCON
PIR1
TMR1L
TMR1H
T1CON
CMCON
ADRESH
ADCON0
Name
Other (non Power-up) Resets include MCLR Reset, Brown-out Detect and Watchdog Timer Reset during normal operation.
IRP & RP1 bits are reserved, always maintain these bits clear.
PIC16F676 only.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
— = Unimplemented locations read as ‘0’, u = unchanged, x = unknown, q = value depends on condition shaded = unimplemented
(3)
(3)
PIC16F630/676 SPECIAL REGISTERS SUMMARY BANK 0
Addressing this location uses contents of FSR to address data memory (not a physical register)
Timer0 Module’s Register
Program Counter's (PC) Least Significant Byte
Indirect data memory address pointer
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Holding register for the Least Significant Byte of the 16-bit TMR1
Holding register for the Most Significant Byte of the 16-bit TMR1
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Unimplemented
Most Significant 8 bits of the left shifted A/D result or 2 bits of right shifted result
Bit 7
ADFM
IRP
EEIF
GIE
—
—
—
—
—
(2)
RP1
Bit 6
COUT
VCFG
T1GE
PEIE
ADIF
—
—
—
(2)
I/O Control Registers
I/O Control Registers
T1CKPS1
Bit 5
T0IE
RP0
—
—
—
—
Write buffer for upper 5 bits of program counter
T1CKPS0
Bit 4
CHS2
CINV
INTE
TO
—
T1OSCEN
Bit 3
CHS1
CMIF
RAIE
CIS
PD
T1SYNC
Bit 2
CHS0
CM2
T0IF
—
Z
PIC16F630/676
GO/DONE
TMR1CS
Bit 1
INTF
CM1
DC
—
TMR1ON
TMR1IF
Bit 0
ADON
RAIF
CM0
C
xxxx xxxx
xxxx xxxx
0000 0000
0001 1xxx
xxxx xxxx
--xx xxxx
--xx xxxx
---0 0000
0000 0000
00-- 0--0
xxxx xxxx
xxxx xxxx
-000 0000
-0-0 0000
xxxx xxxx
00-0 0000
Value on
DS40039C-page 9
POR,
BOD
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Page
18,61
45,61
29
17
11
18
19
26
17
13
15
32
32
34
37
44
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—