PIC16F873-04/SP Microchip Technology Inc., PIC16F873-04/SP Datasheet - Page 202
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F873-04/SP
Manufacturer Part Number
PIC16F873-04/SP
Description
28 PIN, 7 KB FLASH, 192 RAM, 22 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F873-04SP.pdf
(218 pages)
Specifications of PIC16F873-04/SP
A/d Inputs
5-Channel, 10-Bit
Comparators
2
Cpu Speed
5 MIPS
Eeprom Memory
128 Bytes
Input Output
22
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SPDIP
Programmable Memory
7K Bytes
Ram Size
192 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F873-04/SP
Manufacturer:
MIC
Quantity:
2 760
Company:
Part Number:
PIC16F873-04/SP
Manufacturer:
MIC
Quantity:
2 760
PIC16F87X
CCP. See Capture/Compare/PWM
CCP1CON .......................................................................... 17
CCP2CON .......................................................................... 17
CCPR1H Register .................................................. 15, 17, 57
CCPR1L Register ......................................................... 17, 57
CCPR2H Register ........................................................ 15, 17
CCPR2L Register ......................................................... 15, 17
CCPxM0 bit ........................................................................ 58
CCPxM1 bit ........................................................................ 58
CCPxM2 bit ........................................................................ 58
CCPxM3 bit ........................................................................ 58
CCPxX bit ........................................................................... 58
CCPxY bit ........................................................................... 58
CKE .................................................................................... 66
CKP .................................................................................... 67
Clock Polarity Select bit, CKP ............................................ 67
Code Examples
Code Protected Operation
Code Protection ....................................................... 119, 133
Computed GOTO ............................................................... 26
Configuration Bits ............................................................. 119
Configuration Word .......................................................... 120
Conversion Considerations .............................................. 198
D
D/A ..................................................................................... 66
Data EEPROM ................................................................... 41
Data Memory ...................................................................... 12
Data/Address bit, D/A ......................................................... 66
DC and AC Characteristics Graphs and Tables ............... 177
DC Characteristics
Development Support ...................................................... 143
Device Differences ........................................................... 197
Device Overview .................................................................. 5
Direct Addressing ............................................................... 27
DS30292C-page 200
PWM Mode ................................................................ 61
Special Event Trigger and A/D Conversions .............. 60
Call of a Subroutine in Page 1 from Page 0 ............... 26
EEPROM Data Read ................................................. 43
EEPROM Data Write .................................................. 43
FLASH Program Read ............................................... 44
FLASH Program Write ............................................... 45
Indirect Addressing .................................................... 27
Initializing PORTA ...................................................... 29
Saving STATUS, W and PCLATH Registers ........... 130
Data EEPROM and FLASH Program Memory ........... 45
Associated Registers ................................................. 46
Code Protection ......................................................... 45
Reading ...................................................................... 43
Special Functions Registers ....................................... 41
Spurious Write Protection .......................................... 45
Write Verify ................................................................. 45
Writing to .................................................................... 43
Bank Select (RP1:RP0 Bits) ................................. 12, 18
General Purpose Registers ........................................ 12
Register File Map ................................................. 13, 14
Special Function Registers ........................................ 15
Commercial and Industrial ............................... 152–156
Extended .......................................................... 157–160
Block Diagram .................................................... 61
Duty Cycle .......................................................... 61
Example Frequencies/Resolutions (Table) ........ 62
PWM Period ....................................................... 61
E
Electrical Characteristics .................................................. 149
Errata ................................................................................... 4
External Clock Input (RA4/T0CKI). See Timer0
External Interrupt Input (RB0/INT). See Interrupt Sources
F
Firmware Instructions ....................................................... 135
FLASH Program Memory ................................................... 41
FSR Register .................................................... 15, 16, 17, 27
G
General Call Address Sequence ........................................ 76
General Call Address Support ........................................... 76
General Call Enable bit ...................................................... 68
I
I/O Ports ............................................................................. 29
I
I
I
I
I
I
2
2
2
2
2
2
C ...................................................................................... 73
C Bus
C Master Mode Reception ............................................... 84
C Master Mode Repeated START Condition .................. 81
C Mode Selection ............................................................ 73
C Module
Associated Registers ................................................. 46
Code Protection ......................................................... 45
Configuration Bits and Read/Write State ................... 46
Reading ..................................................................... 44
Special Function Registers ........................................ 41
Spurious Write Protection .......................................... 45
Write Protection ......................................................... 46
Write Verify ................................................................ 45
Writing to .................................................................... 44
Connection Considerations ........................................ 94
Sample Device Configuration .................................... 94
Acknowledge Sequence Timing ................................ 86
Addressing ................................................................. 74
Associated Registers ................................................. 77
Baud Rate Generator ................................................. 79
Block Diagram ........................................................... 78
BRG Block Diagram ................................................... 79
BRG Reset due to SDA Collision ............................... 91
BRG Timing ............................................................... 80
Bus Arbitration ........................................................... 89
Bus Collision .............................................................. 89
Bus Collision Timing .................................................. 89
Clock Arbitration ........................................................ 88
Clock Arbitration Timing (Master Transmit) ............... 88
Conditions to not give ACK Pulse .............................. 74
General Call Address Support ................................... 76
Master Mode .............................................................. 78
Master Mode 7-bit Reception Timing ......................... 85
Master Mode Block Diagram ..................................... 78
Acknowledge ..................................................... 89
Repeated START Condition .............................. 92
Repeated START Condition Timing
Repeated START Condition Timing
START Condition ............................................... 90
START Condition Timing ..............................90, 91
STOP Condition ................................................. 93
STOP Condition Timing (Case1) ....................... 93
STOP Condition Timing (Case2) ....................... 93
Transmit Timing ................................................. 89
(Case1) .............................................. 92
(Case2) .............................................. 92
2001 Microchip Technology Inc.