CS8952-CQ Cirrus Logic Inc, CS8952-CQ Datasheet - Page 28
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS8952-CQ
Manufacturer Part Number
CS8952-CQ
Description
IC ETHNT 10/100 TXRX 5V 100-TQFP
Manufacturer
Cirrus Logic Inc
Type
Transceiverr
Datasheet
1.CS8952-CQ.pdf
(82 pages)
Specifications of CS8952-CQ
Mounting Type
Surface Mount
Protocol
MII
Voltage - Supply
4.75 V ~ 5.25 V
Package / Case
100-TQFP, 100-VQFP
Peak Reflow Compatible (260 C)
No
Supply Voltage
5V
Supply Voltage Max
5V
Transceiver Type
Ethernet
Leaded Process Compatible
No
No. Of Drivers
6
Interface Type
MII
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant, Contains lead / RoHS non-compliant
Other names
598-1205
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS8952-CQ
Manufacturer:
NEC
Quantity:
5 510
Part Number:
CS8952-CQ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS8952-CQZ
Manufacturer:
CIRRUS
Quantity:
921
Company:
Part Number:
CS8952-CQZ
Manufacturer:
CS
Quantity:
745
Company:
Part Number:
CS8952-CQZR
Manufacturer:
CIRRUS
Quantity:
17
Company:
Part Number:
CS8952-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
onto RXD[3:0] synchronously with respect to
RX_CLK.
Receive errors are indicated during frame reception
by the assertion of RX_ER. It indicates that an error
was detected somewhere in the frame currently be-
ing transferred across the MII. RX_ER will transi-
tion synchronously with respect to the RX_CLK,
and will be held high for one cycle for each error re-
ceived. It is up to the MAC to ensure that a CRC er-
ror is detected in that frame by the Logical Link
Control. Figure 2 illustrates reception without er-
rors, and Figure 3 illustrates reception with errors.
4.3
TX_EN is used by the MAC to signal to the
CS8952 that valid nibbles of data are being present-
ed across the MII via TXD[3:0]. TX_EN must be
asserted synchronously with the first nibble of pre-
amble, and must remain asserted as long as valid
data is being presented to the MII.
TX_EN must be de-asserted within one TX_CLK
cycle after the last nibble of data (CRC) has been
28
RXD[3:0]
RXD[3:0]
RX_CLK
RX_CLK
RX_DV
RX_ER
RX_DV
RX_ER
MII Transmit Data
Preamble/SFD
Preamble/SFD
Figure 2. Reception without errors
Figure 3. Reception with errors
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
presented to the CS8952. When TX_EN is not as-
serted, data on TXD[3:0] is ignored.
Transmit errors should be signaled by the MAC by
asserting TX_ER for one or more TX_CLK cycles.
TX_ER must be synchronous with TX_CLK. This
will cause the CS8952 to replace the nibble with a
HALT symbol in the frame being transmitted. This
invalid data will be detected by the receiving PHY
and flagged as a bad frame. Figure 4 illustrates
transmission without errors, and Figure 5 illustrates
transmission with errors.
4.4
The CS8952 provides an enhanced IEEE 802.3 MII
Management Interface. The interface consists of
three signals: a bi-directional serial data line
(MDIO), a data clock (MDC), and an optional in-
terrupt signal (MII_IRQ). The Management Inter-
face can be used to access status and control
registers internal to the CS8952. The CS8952 im-
plements an extended set of 16-bit MII registers.
Eight of the registers are defined by the IEEE 802.3
DATA
DATA
MII Management Interface
XX
DATA
CS8952