73S1210F-44M/F/PC Maxim Integrated Products, 73S1210F-44M/F/PC Datasheet - Page 73
73S1210F-44M/F/PC
Manufacturer Part Number
73S1210F-44M/F/PC
Description
Microcontrollers (MCU)
Manufacturer
Maxim Integrated Products
Datasheet
1.73S1210F-44MFPC.pdf
(126 pages)
Specifications of 73S1210F-44M/F/PC
Lead Free Status / Rohs Status
Details
- Current page: 73 of 126
- Download datasheet (2Mb)
DS_1210F_001
1.7.15.3
When a 12Mhz crystal is used, the smart card UART will generate a 3.69Mhz (default) clock to both
smart card interfaces. This will allow approximately 9600bps (1/ETU) communication during ATR (ISO
7816 default). As part of the PPS negotiation between the smart card and the reader, the firmware may
determine that the smart card parameters F & D may be changed. After this negotiation, the firmware
may change the ETU by writing to the SFR
change the smart card clock frequency by writing to the SFR
Independent clock frequency control is provided to each smart card interface. Clock stop high or Clock
stop low is supported in asynchronous mode.
firmware determines when clock stop is supported by the smart card and when it is appropriate to go into
that mode (and when to come out of it). The smart card UART is clocked by the same clock that is
provided to the selected smart card. The transition between smart card clocks is handled in hardware to
eliminate any glitches for the UART during switchover. The external smart card clock is not affected
when switching the UART to communicate with the internal smart card.
Rev. 1.4
VCCSEL to 00
Firmware sets
Card Event
t1: Time after either a “card event” occurs or firmware sets the VCCSela and VCCSelb bits to 0
(see t5, VCCOff_tmr) occurs until RST is asserted low.
t2: Time after RST goes low until CLK stops.
t3: Time after CLK stops until IO goes low.
t4: Time after IO goes low until VCC is powered down.
t5: Delayed VCC off time (in ETUs per VCCOff_tmr bits). Only in effect due to firmware
deactivation.
t5 delay or
CMDVCCnB
Data Reception/Transmission
VCC
CLK
RST
IO
Figure 16: Asynchronous Activation Sequence Timing
t5
Figure 17: Deactivation Sequence
t1
FDReg
Figure 18
t2
to adjust the ETU and CLK. The firmware may also
t3
shows the ETU and CLK control circuits. The
SCCLK (SCECLK
t4
for external interface).
73S1210F Data Sheet
73
Related parts for 73S1210F-44M/F/PC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
73S1210F Evaluation Board Lite
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
IC SMART CARD READER 44-QFN
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
IC SMART CARD READER 44-QFN
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
IC SMART CARD READER 68-QFN
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
IC SMART CARD READER 68-QFN
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
IC SMART CARD READER PROG 44-QFN
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
IC SMART CARD READER PROG 44-QFN
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
IC SMART CARD READER PROG 68-QFN
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
IC SMART CARD READER PROG 68-QFN
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Power Management Modules & Development Tools 73S1210F DEV KIT EVAL BD ICE CABLE CD
Manufacturer:
Maxim Integrated Products