IMQ82C55AZ96 Intersil, IMQ82C55AZ96 Datasheet - Page 9

• Manufacturer Part Number: IMQ82C55AZ96
• Description: IC I/O EXPANDER 24B 44MQFP
• Manufacturer: Intersil

Specifications of IMQ82C55AZ96

• Interface: Programmable
• Number Of I /o: 24
• Interrupt Output: No
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 44-MQFP, 44-PQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Frequency - Clock: -

Mode 0 Configurations
CONTROL WORD #13
Operating Modes
Mode 1 - (Strobed Input/Output). This functional configuration
provides a means for transferring I/O data to or from a specified
port in conjunction with strobes or “hand shaking” signals. In
mode 1, port A and port B use the lines on port C to generate or
accept these “hand shaking” signals.
Mode 1 Basic Function Definitions:
• Two Groups (Group A and Group B)
• Each group contains one 8-bit port and one 4-bit control/data
• The 8-bit data port can be either input or output. Both inputs
• The 4-bit port is used for control and status of the 8-bit port.
Input Control Signal Definition
(Figures 6 and 7)
STB (Strobe Input)
A “low” on this input loads data into the input latch.
IBF (Input Buffer Full F/F)
A “high” on this output indicates that the data has been loaded
into the input latch: in essence, an acknowledgment. IBF is set
by STB input being low and is reset by the rising edge of the
RD input.
INTR (Interrupt Request)
A “high” on this output can be used to interrupt the CPU when
an input device is requesting service. INTR is set by the
condition: STB is a “one”, IBF is a “one” and INTE is a “one”. It
is reset by the falling edge of RD. This procedure allows an
input device to request service from the CPU by simply strobing
its data into the port.
INTE A
Controlled by bit set/reset of PC4.
INTE B
Controlled by bit set/reset of PC2.
port
and outputs are latched.
D7 - D0
D7
1
D6
0
D5
0
D4
1
D3
1
D2
0
82C55A
D1
(Continued)
0
9
C
D0
1
A
B
MS82C55A, MQ82C55A, MP82C55A
8
4
4
8
PC7 - PC4
PC3 - PC0
PB7 - PB0
PA7 - PA0
CONTROL WORD #15
Output Control Signal Definition
(Figure 8 and 9)
OBF - (Output Buffer Full F/F). The OBF output will go “low”
to indicate that the CPU has written data out to the specified
port. This does not mean valid data is sent out of the port at this
time since OBF can go true before data is available. Data is
guaranteed valid at the rising edge of OBF, (See Note 1). The
OBF F/F will be set by the rising edge of the WR input and reset
by ACK input being low.
D7 - D0
D7
1
D6
0
D5
0
D4
1
D3
1
D2
0
82C55A
D1
1
C
D0
1
A
B
8
4
4
8
PA7 - PA0
PC7 - PC4
PC3 - PC0
PB7 - PB0
June 15, 2006
FN6140.2