SI3012-KS Silicon Laboratories Inc, SI3012-KS Datasheet - Page 36
![IC ISOMODEM SYSTEM-SIDE 16SOIC](/photos/6/80/68073/16-soic__3_9mmwidth__sml.jpg)
SI3012-KS
Manufacturer Part Number
SI3012-KS
Description
IC ISOMODEM SYSTEM-SIDE 16SOIC
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI3012-KS.pdf
(64 pages)
Specifications of SI3012-KS
Data Format
V.90
Interface
Serial
Voltage - Supply
3.3 V ~ 5 V
Mounting Type
Surface Mount
Package / Case
16-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Baud Rates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI3012-KS
Manufacturer:
SILICON/60
Quantity:
950
Part Number:
SI3012-KS
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI3012-KSR
Manufacturer:
SI
Quantity:
20 000
Si3038
Codec Register Access
Whenever the AC’97 Digital Controller addresses the
Si3024 as a primary codec or the codec responds to a
read command, Slot 0 Tag bits should always be set to
indicate actual valid data in Slot 1 and Slot 2. See
Table 23.
When the AC’97 Digital Controller addresses the
Si3024 as a secondary codec, the Slot 0 Tag bits for
Address and Data must be zero. A non-zero, 2-bit
codec ID in the LSBs of Slot 0 indicates a valid Read or
Write Address in Slot 1, and the Slot 1 R/W bit indicates
presence or absence of valid Data in Slot 2. See
Table 24.
In order for the AC’97 Digital Controller to independently
access Primary and Secondary Codec registers, a 2-bit
Codec ID field (chip select) is used in the LSBs of
Output Slot 0.
For Secondary Codec access, the AC’97 Digital
Controller must invalidate the tag bits for Slot 1 and 2
36
AC’97 Digital Controller
Primary Read Frame N, SDATA_OUT
AC’97 Digital Controller
Primary Write Frame N, SDATA_OUT
Si3024 Status Frame N + 1, SDATA_IN
AC’97 Digital Controller
Secondary Read Frame N,
SDATA_OUT
AC’97 Digital Controller
Secondary Write Frame N,
SDATA_OUT
Si3024 Status Frame N + 1,
SDATA_IN
Function
Function
Table 24. Secondary Codec Addressing: Slot 0 Tag Bits
Table 23. Primary Codec Addressing: Slot 0 Tag Bits
(Valid Frame)
Slot 0, bit 15
1
1
1
(Valid Frame)
Slot 0, bit 15
1
1
1
Rev. 2.01
Slot 0, bit 14
(Valid Slot 1
Address)
Command Address and Data (Slot 0, bits 14 and 13)
and place a non-zero value (01 or 10) into the Codec ID
field (Slot 0, bits 1 and 0).
When configured as a secondary codec, the Si3024
disregards the Command Address and Command Data
(Slot 0, bits 14 and 13) tag bits when a 2-bit Codec ID
value (Slot 0, bits 1 and 0) is sent that matches the ID
configuration. In a sense, the Secondary Codec ID field
functions as an alternative Valid Command Address (for
Secondary reads and writes) and Command Data (for
Secondary writes) tag indicator.
The Si3024 monitors the Frame Valid bit and ignores
the frame (regardless of the state of the Secondary
Codec ID bits) if it is not valid. The AC’97 Digital
Controllers should set the frame valid bit for a frame
with a secondary register access, even if no other bits in
the output tag slot except the Secondary Codec ID bits
are set. See Table 25.
0
0
1
Slot 0, bit 14
(Valid Slot 1
Address)
1
1
1
Slot 0, bit 13
(Valid Slot 2
Slot 0, bit 13
Data)
(Valid Slot 2
0
0
1
Data)
0
1
1
Slot 0, Bits 1–0
Slot 0, Bits 1–0
(Codec ID)
(Codec ID)
01 or 10
01 or 10
00
00
00
00