MCZ33784EF Freescale Semiconductor, MCZ33784EF Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MCZ33784EF
Manufacturer Part Number
MCZ33784EF
Description
IC SENSOR DBUS DSI 2.02 16-SOIC
Manufacturer
Freescale Semiconductor
Type
Sensor Interfacer
Specifications of MCZ33784EF
Input Type
Analog
Output Type
Digital
Interface
Bus
Current - Supply
4mA
Mounting Type
Surface Mount
Package / Case
16-SOIC (3.9mm Width)
Sensing Axis
X, Y
Acceleration
250 g
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
INPUT / OUTPUT PINS
either logic inputs or logic outputs. At power-up or after a
Clear Command, the pins default to inputs. They can be
individually configured as outputs as needed via the I/O
Control Command on the bus.
14
33784
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
There are three I/O pins on the 33784 that can serve as
Table 5. 10-Bit ADC Value Mapping
Table 6. 8-Bit ADC Value Mapping
03FF
03E4
03E3
03F9
03F8
03F7
0020
001F
0000
Hex
Hex
FD
FF
FE
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Description
Description
Error Code
Error Code
Prohibited
Prohibited
Prohibited
Prohibited
Prohibited
Prohibited
Prohibited
Prohibited
G Range
G Range
FUNCTIONAL DEVICE OPERATION
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
OPERATIONAL MODES
ADDRESSING
DBUS devices. If this device is connected in a daisy chain,
then it will receive its 4-bit address during initialization on the
bus.
TEST MODE
evaluation purposes. The test mode can only be entered if all
of the following conditions are true:
values to them can change the behavior of many of the pins
on the device, including the T
test mode. The test mode can be intermixed with other bus
commands to evaluate the behavior of internal circuit blocks.
TEST1 pin should be tied externally to AGND. The T
should be grounded when not in TEST mode.
The 33784 may be connected in a daisy chain to other
The 33784 can be configured in a special test mode for
• The TEST1 pin is at a logic high level
• The correct test mode command is sent to the device on
• One of the internal test mode registers is accessed
Accessing the test mode registers and writing different
To prevent accidental activation of the test mode, the
the bus
Table 6. 8-Bit ADC Value Mapping
Hex
FA
F9
F8
08
07
02
01
00
•
•
•
•
•
•
Analog Integrated Circuit Device Data
OUT
Description
pin, which is only active in
Prohibited
Prohibited
Prohibited
Prohibited
Prohibited
Prohibited
Freescale Semiconductor
G Range
G Range
•
•
•
•
•
•
OUT
pin