MCZ33784EF Freescale Semiconductor, MCZ33784EF Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MCZ33784EF
Manufacturer Part Number
MCZ33784EF
Description
IC SENSOR DBUS DSI 2.02 16-SOIC
Manufacturer
Freescale Semiconductor
Type
Sensor Interfacer
Specifications of MCZ33784EF
Input Type
Analog
Output Type
Digital
Interface
Bus
Current - Supply
4mA
Mounting Type
Surface Mount
Package / Case
16-SOIC (3.9mm Width)
Sensing Axis
X, Y
Acceleration
250 g
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
CLEAR COMMAND AND RESPONSE
registers to the reset state. The command format is found in
Figure
FORMAT CONTROL COMMAND AND RESPONSE
polynomial, and the CRC seed to be changed. It is also the
command needed to switch the device from the “standard”
mode to the “enhanced” mode.
valid Format Control command to the addressed device.
Because this is a long-word only command, there is no short
word response.
uses the standard DSI short-word length (8 data bits) and
standard CRC polynomial (x
values that correspond to Standard DBUS operation upon
power-up, or at the issuance of a “Clear” command.
become active until the 4 bits of the format selection register
are set during a single write command. It will not switch back
to Standard DBUS settings unless all 4 bits of the format
selection register are cleared by a single write.
the enhanced mode.
Analog Integrated Circuit Device Data
Freescale Semiconductor
This command will open the bus switch and reset all
This command allows the short-word length, the CRC
The response is sent during the next message following a
On power-up or following a “Clear” command, the device
The registers associated with Format Control default to
Changes made to the Format Control Register do not
Any attempts to change the format will be ignored while in
16. No response is generated for the clear command.
Legend
A [3:0] = Address bits. The address of the selected device.
An address value of 0000 clears all devices.
“–” = Don’t care bit. Can be 0 or 1.
–
–
–
–
4
Data
+ 1) and seed (1010).
–
Figure 16. Clear Command Format and Response Format
–
–
–
No Response
Response
–
–
A3
A3
A3
Address
A2
A2
A2
No Response
A1
A1
A1
in the command match the address that the device was
initialized with, or if the address bits are 0000.
and contains 8 bits of data which are used to determine read
or write, the specific format control register, and the data to
be written/read. The format for this command is defined in
Figure
to the format control register pointed to by the 3-bit format
register address. If the R/W bit is clear, the bits in the register
pointed to by the format register address will not be changed,
but the values in it will be returned in the following response
from the device. No data can be written to the reserved
registers.
written/read by the command. Attempts to write to the
reserved registers will return zeros in the data bits of the
response.
the address bits in the command match the address that the
device was initialized with. If the addresses do not match, the
device will do nothing and no response will be generated. The
only exception is the global address of 0000. If the address
bits in the command are 0000, the 33784 will perform all
normal functions associated with the command, but no
response will be generated.
No Response
The 33784 will only act on this command if the address bits
The Format Control command is a long-word Command
If the R/W bit is set, the value in the Data Bits will be written
The response to this command will be the data that was
The 33784 will only act on the Format Control Command if
A0
A0
A0
17.
0
0
0
Command
1
1
1
1
1
1
LOGIC COMMANDS AND REGISTERS
1
1
1
FUNCTIONAL DEVICE OPERATION
SW & ESW (8-bit)
SW & ESW (8-bit)
ESW (10-bit)
ESW (10-bit)
Word Type
Word Type
LW & ELW
LW & ELW
33784
23