W83697UG Nuvoton Technology Corporation of America, W83697UG Datasheet - Page 48

no-image

W83697UG

Manufacturer Part Number
W83697UG
Description
IC LPC SUPER I/O 128-PQFP
Manufacturer
Nuvoton Technology Corporation of America
Datasheet

Specifications of W83697UG

Applications
PC's, PDA's
Interface
LPC
Voltage - Supply
3.3V, 5V
Package / Case
128-XFQFN
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Supplier Unconfirmed, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83697UG
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W83697UG
Manufacturer:
POWER
Quantity:
12 600
Part Number:
W83697UG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
W83697UG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
6.16 Logical Device E (URD & GPIO Port 7)
CR30 (Default 0x00)
CR60, CR61 (Default 0x02, 0xE8 if PNPCSV = 0 during POR, default 0x00, 0x00 otherwise)
These two registers select the Serial Port 4 I/O base address [0x100:0xFF8] on 8yte boundary.
CR62, CR63 (Default 0x00)
These two registers select the GPIO7 base address [0x100:0xFFF] on 4byte boundary.
IO address :
CR70(Default 0x00)
Bit [7:4]: Reserved.
Bit [3:0]: These bits select IRQ resource for Serial Port 4.
CRF0 (Default 0x00)
CRF1 (GP7 selection register. Default 0xFF)
When set to a '1', respective GPIO port is programmed as an input port.
When set to a '0', respective GPIO port is programmed as an output port.
CRF2 (GP7 data register. Default 0x00 )
If a port is programmed to be an output port, then its respective bit can be read/written.
If a port is programmed to be an input port, then its respective bit can only be read.
CRF3 (GP7 inversion register. Default 0x00 )
When set to a '1', the incoming/outgoing port value is inverted.
When set to a '0', the incoming/outgoing port value is the same as in data register.
Bit [7:2]: Reserved.
Bit 1:
Bit 0:
Bit 7:
Bit 6:
Bit [5:2]: Reserved.
Bit [1:0]: SUDCLKB1, SUDCLKB0
1
0
1
0
Reserved.
1
0
00
01
10
11
CRF2 base address
Activate GPIO7.
GPIO7 is inactive
Activate URD.
URD is inactive
Activates the logical device IRQ sharing function.
Logical device IRQ sharing is inactive.
UART D clock source is 1.8462 Mhz (24MHz/13)
UART D clock source is 2 Mhz (24MHz/12)
UART D clock source is 24 Mhz (24MHz/1)
UART D clock source is 14.769 Mhz (24mhz/1.625)
- 48 -
W83697UF/W83697UG

Related parts for W83697UG