Z1601720ASG1868 Zilog, Z1601720ASG1868 Datasheet - Page 33

no-image

Z1601720ASG1868

Manufacturer Part Number
Z1601720ASG1868
Description
IC PCMCIA INTERFACE 100-VQFP
Manufacturer
Zilog

Specifications of Z1601720ASG1868

Applications
*
Interface
*
Voltage - Supply
*
Package / Case
100-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z1601720ASG1868
Manufacturer:
Zilog
Quantity:
10 000
PCMCIA Interface Overview
Peripheral or ATA/IDE Signals
ATA_DATA<15:10> (I/O, Tri-State, 8 mA)
ATA/IDE Mode: Host Data Bus, bits: 15,14,13,12,11,10.
Peripheral Mode: Peripheral data bus, bits: 15, 14, 13, 12, 11,10.
ATA_DATA9/PACK_IN (I/O, Tri-State, 8 mA)
ATA/IDE Mode: Host Data Bus, bit: 9.
Peripheral Mode: When 8-bit mode is enabled (on the Local side)
ATA_DATA9 can be used as a PACK_IN input.
ATA_DATA8/RES1 (I/O, Tri-State, 8 mA)
ATA/IDE Mode: Host Data Bus, bit: 8.
Peripheral Mode: When 8-bit mode is enabled (on the Local side),
ATA_DATA8 can be used as a RES1 input.
ATA_DATA<7:0> (I/O, Tri-State, 8 mA)
ATA/IDE Mode: Host Data Bus, bits: 7,6,5,4,3,2,1,0.
Peripheral Mode: Peripheral Data Bus, bits: 7,6,5,4,3,2,1,0.
ATA_HA<2:0> (Output, 8 mA)
ATA/IDE Mode: ATA Host Address bits used to address the IDE
interface chip.
Peripheral Mode: Lower three bits offset from starting address.
ATA_HCS0 (Output, 8 mA)
ATA/IDE Mode: ATA Host Chip Select 0, used to select the IDE
interface chip.
Peripheral Mode: Chip Select 0 used as a chip select for an external
peripheral device as defined by the address range and offset register
definition.
ATA_HCS1 (Output, 8 mA)
ATA/IDE Mode: ATA Host Chip Select 1, used to select the IDE
interface chip.
Peripheral Mode: Chip Select 1 used as a chip select for an external
peripheral device as defined by the address range and offset register
definition.
Z86017/Z16017 PCMCIA Interface Solution
Reference Manual
RM001102-0901
21

Related parts for Z1601720ASG1868