3342-5 Peregrine Semiconductor, 3342-5 Datasheet - Page 9

• Manufacturer Part Number: 3342-5
• Description: EVAL KIT FOR PE3342
• Manufacturer: Peregrine Semiconductor
• Series: -r

Specifications of 3342-5

• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 3342-05; 3342-50

PE3342
Product Specification
Enhancement Register
The Enhancement Register is a buffered serial
shift register, loaded from the Serial Data Port. It
activates special test and operating modes in the
PLL. The bit assignments for these modes are
shown in Table 11.
The functions of these Enhancement Register bits
are shown in Table 12. A function becomes active
when its corresponding bit is set HIGH. Note that
bits 1, 2, 5, and 6 direct various data to the Dout
pin, and for valid operation no more than one
should be set HIGH simultaneously .
Table 12. Enhancement Register Bit Assignments
Table 13. Enhancement Register Functions
Document No. 70-0091-04 │ www.psemi.com
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Reserved
B
Bit Function
0
EE Register Output
Counter load
MSEL output
Power down
Reserved
Reserved
f
f
p
c
output
output
EE Register
Output
B
1
Program to 0
Allows the contents of the EE Register to be serially shifted out Dout, LSB (B
Data is shifted on rising edge of Clock.
Provides the M counter output at Dout.
Powers down all functions except programming interface.
Immediate and continuous load of counter programming.
Provides the internal dual modulus prescaler modulus select (MSEL) at Dout.
Provides the R counter output at Dout.
Program to 0
f
p
output
B
2
Power
down
B
3
Description
Counter
load
B
4
The Enhancement Register is buffered to prevent
inadvertent control changes during serial loading.
Data that has been loaded into the register is cap-
tured in the buffer and made available to the PLL
on the falling edge of E_WR.
A separate control line is provided to enable and
disable the Enhancement mode. Functions are
enabled by taking the ENH control line LOW.
Note: The enhancement register bit values are
unknown during power up. To avoid enabling the
enhancement mode during power up, set the Enh
pin high (“1”) until the enhancement register bit
values are programmed to a known state.
©2005-8 Peregrine Semiconductor Corp. All rights reserved.
output
MSEL
B
5
f
c
0
output
) first.
B
6
Reserved
B
7
Page 9 of 17