LCMXO256E-3T100I Lattice, LCMXO256E-3T100I Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LCMXO256E-3T100I
Manufacturer Part Number
LCMXO256E-3T100I
Description
IC PLD 256LUTS 78I/O 100-TQFP
Manufacturer
Lattice
Series
MachXOr
Datasheet
1.LCMXO640C-3TN144I.pdf
(95 pages)
Specifications of LCMXO256E-3T100I
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
4.9ns
Voltage Supply - Internal
1.14 V ~ 1.26 V
Number Of Logic Elements/blocks
-
Number Of Macrocells
128
Number Of Gates
-
Number Of I /o
78
Operating Temperature
-40°C ~ 100°C
Mounting Type
*
Package / Case
*
Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LCMXO256E-3T100I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Figure 2-6. Distributed Memory Primitives
ROM Mode: The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is
accomplished through the programming interface during configuration.
PFU Modes of Operation
Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the
functionality possible at the PFU level.
Table 2-4. PFU Modes of Operation
Routing
There are many resources provided in the MachXO devices to route signals individually or as buses with related
control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) seg-
ments.
The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2
(spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connec-
tions in the horizontal and vertical directions.
MUX 16x1 x 1
MUX 2x1 x 8
MUX 4x1 x 4
MUX 8x1 x 2
LUT 6x 2 or
LUT 4x8 or
LUT 5x4 or
LUT 7x1 or
WRE
Logic
AD0
AD1
AD2
AD3
AD0
AD1
AD2
AD3
DI0
DI1
CK
ROM16x1
SPR16x2
2-bit Counter x 4
2-bit Comp x 4
2-bit Add x 4
2-bit Sub x 4
Ripple
DO0
DO0
DO1
2-6
DPR16x2 x 2
DPR16x4 x 1
SPR16x2 x 4
SPR16x4 x 2
SPR16x8 x 1
WAD0
WAD1
WAD2
WAD3
WCK
WRE
RAM
DI0
DI1
DPR16x2
MachXO Family Data Sheet
ROM16x1 x 8
ROM16x2 x 4
ROM16x4 x 2
ROM16x8 x 1
ROM
RAD0
RAD1
RAD2
RAD3
RDO0
RDO1
WDO0
WDO1
Architecture