LFEC3E-4F256C Lattice, LFEC3E-4F256C Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFEC3E-4F256C
Manufacturer Part Number
LFEC3E-4F256C
Description
IC FPGA 3.1KLUTS 160I/O 256-BGA
Manufacturer
Lattice
Datasheet
1.LFEC3E-5TN144C.pdf
(163 pages)
Specifications of LFEC3E-4F256C
Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFEC3E-4F256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 24 of 163
- Download datasheet (962Kb)
Lattice Semiconductor
For further information about the sysDSP block, please see the list of technical information at the end of this data
sheet.
Programmable I/O Cells (PIC)
Each PIC contains two PIOs connected to their respective sysI/O Buffers which are then connected to the PADs as
shown in Figure 2-24. The PIO Block supplies the output data (DO) and the Tri-state control signal (TO) to sysI/O
buffer, and receives input from the buffer.
Figure 2-24. PIC Diagram
Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as “T” and “C”) as shown in Figure 2-25.
The PAD Labels “T” and “C” distinguish the two PIOs. Only the PIO pairs on the left and right edges of the device
can be configured as LVDS transmit/receive pairs.
One of every 16 PIOs contains a delay element to facilitate the generation of DQS signals. The DQS signal feeds
the DQS bus which spans the set of 16 PIOs. Figure 2-25 shows the assignment of DQS pins in each set of 16
PIOs. The exact DQS pins are shown in a dual function in the Logic Signal Connections table at the end of this data
sheet. Additional detail is provided in the Signal Descriptions table at the end of this data sheet. The DQS signal
from the bus is used to strobe the DDR data from the memory into input register blocks. This interface is designed
for memories that support one DQS strobe per eight bits of data.
DDRCLKPOL
ONEG1
ONEG0
OPOS1
OPOS0
IPOS0
IPOS1
GSRN
INDD
INCK
INFF
DQS
CLK
LSR
CE
TD
Control
Muxes
CLKO
CLKI
CEO
GSR
LSR
CEI
PIO B
PIO A
TD
D0
D1
DDRCLK
D0
D1
DDRCLK
INCK
INDD
INFF
IPOS0
IPOS1
Register Block
Register Block
Register Block
(2 Flip Flops)
(2 Flip Flops)
(5 Flip Flops)
2-21
Tristate
Output
Input
IOLD0
IOLT0
DI
LatticeECP/EC Family Data Sheet
Buffer
sysIO
PADB
PADA
"C"
"T"
Architecture
Related parts for LFEC3E-4F256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFEC3E-4F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 1.2V -4 Sp d I
Manufacturer:
Lattice
![LFEC3E-4T144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 97 IO 1.2V -4 Spd I
Manufacturer:
Lattice
![LFEC3E-4Q208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 145 IO 1.2 V -4 Spd I
Manufacturer:
Lattice
![LFEC3E-4T100I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 67 IO 1.2V -4 Spd I
Manufacturer:
Lattice
![LFEC3E-4Q208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 145 IO 1.2 V -4 Spd
Manufacturer:
Lattice
![LFEC3E-3FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFEC3E-5TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs Pb-Free
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3QN208C](/photos/16/15/161504/qfp208_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3TN100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3TN144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 97I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-4TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 97I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 160I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFEC3E-5TN100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-4QN208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 145I/O 208-PQFP
Manufacturer:
Lattice
Datasheet: