LFXP3E-5TN100C Lattice, LFXP3E-5TN100C Datasheet - Page 189
LFXP3E-5TN100C
Manufacturer Part Number
LFXP3E-5TN100C
Description
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP3E-5TN100C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP3E-5TN100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 189 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
Table 9-9. Pseudo-Dual Port RAM Attributes for LatticeECP/EC and LatticeXP Devices
Users have the option of enabling the output registers for Pseudo-Dual Port RAM (RAM_DP). Figures 8-23 and 8-
24 show the internal timing waveforms for the Pseudo-Dual Port RAM (RAM_DP) with these options.
Figure 9-25. PSEUDO DUAL PORT RAM Timing Diagram – without Output Registers
DATA_WIDTH_W Write Data Word Width
DATA_WIDTH_R
REGMODE
RESETMODE
CSDECODE_W
CSDECODE_R
GSR
WrClockEn
RdClockEn
WrAddress
RdAddress
Attribute
WrClock
RdClock
Data
Q
t
t
t
SUADDR_EBR
SUADDR_EBR
SUDATA_EBR
Read Data Word Width
Register Mode (Pipelining)
Selects the Reset type
Chip Select Decode for Write 000, 001, 010, 011, 100, 101, 110, 111
Chip Select Decode for Read 000, 001, 010, 011, 100, 101, 110, 111
Global Set Reset
t
SUCE_EBR
Description
Data_0
Add_0
t
t
t
HDATA_EBR
HADDR_EBR
HADDR_EBR
Invalid Data
Data_1
Add_1
1, 2, 4, 9, 18, 36
1, 2, 4, 9, 18, 36
NOREG, OUTREG
ASYNC, SYNC
ENABLED, DISABLED
t
9-24
SUCE_EBR
Values
Add_0
LatticeECP/EC and LatticeXP Devices
t
HCE_EBR
t
CO_EBR
Data_0
Add_1
ENABLED
Default
NOREG
Memory Usage Guide
ASYNC
Value
000
000
1
1
Data_2
Add_2
Data_1
Add_2
User Selectable
IPexpress
Through
YES
YES
YES
YES
YES
NO
NO
t
HCE_EBR
Dat
a_2
Related parts for LFXP3E-5TN100C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 100 IO 1.2 V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 62 IO 1.2V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 136 IO 1.2 V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.2V 100-Pin TQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeXP Family 3000 Cells 320MHz 130nm (CMOS) Technology 1.2V 144-Pin TQFP Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 100I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 136I/O 208-PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 62I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 100TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 208PQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 3.1KLUTS 208PQFP
Manufacturer:
Lattice
Datasheet: