LFXP15E-3F256I Lattice, LFXP15E-3F256I Datasheet - Page 258
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP15E-3F256I
Manufacturer Part Number
LFXP15E-3F256I
Description
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer
Lattice
Datasheet
1.LFXP3C-3T100C.pdf
(397 pages)
Specifications of LFXP15E-3F256I
Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP15E-3F256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 258 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
loop divider can be set to an integer value of 1 to 16. The input and output of the feedback divider must be within
the input and output frequency ranges specified in the device data sheet.
Delay Adjustment
The delay adjust circuit provides programmable clock delay. The programmable clock delay allows for step delays
in increments of 250ps (nominal) for a total of 2.00ns lagging or leading. The time delay setting has a tolerance.
See device data sheet for details. Under this mode, CLKOP, CLKOS and CLKOK are identically affected. The delay
adjustment has two modes of operation:
Output Clock (CLKOP) Divider
The CLKOP divider serves the dual purposes of squaring the duty cycle of the VCO output and scaling up the VCO
frequency into the 420MHz to 840MHz range to minimize jitter. Refer to Table 11-3 for CLKOP Divider value.
CLKOK Divider
The CLKOK divider feeds the global clock net. It divides the CLKOP signal of the PLL by the value of the divider. It
can be set to values of 2, 4, 6,....126,128.
PLL Inputs and Outputs
CLKI Input
The CLKI signal is the reference clock for the PLL. It must conform to the specifications in the data sheet in order
for the PLL to operate correctly. The CLKI can be derived from a dedicated dual-purpose pin or from routing.
RST Input
The PLL reset occurs under two conditions. At power-up an internal power-up reset signal from the configuration
block resets the PLL. The user controlled PLL reset signal RST is provided as part of the PLL module that can be
driven by an internally generated reset function or a pin. This RST signal resets all internal PLL counters. When
RST goes inactive, the PLL will start the lock-in process, and will take the t
Note: For LatticeECP/EC, RST must be asserted to re-start the locking process after losing lock. Refer to the Lat-
ticeECP/EC Family Data Sheet for the RST pulse width requirement. For LatticeXP, RST may be tied to GND.
Figure 11-2 shows the timing diagram of the RST Input.
Figure 11-2. RST Input Timing Diagram
CLKFBK Input
The feedback signal to the PLL, which is fed through the feedback divider can be derived from the global clock net,
a dedicated dual-purpose pin, or directly from the CLKOP divider. Feedback must be supplied in order for the PLL
to synchronize the input and output clocks. External feedback allows the designer to compensate for board-level
clock alignment.
CLKOP Output
The sysCLOCK PLL main clock output, CLKOP, is a signal available for selection as a primary clock.
LOCK
• Static Delay Adjustment – In this mode, the user-selected delay is configured at power-up.
• Dynamic Delay Adjustment (DDA) – In this mode, a simple bus is used to configure the delay. The bus
RST
signals are available to the general purpose FPGA.
t
RST
t
LOCK
11-2
sysCLOCK PLL Design and Usage Guide
LOCK
LatticeECP/EC and LatticeXP
time to complete the PLL lock.
Related parts for LFXP15E-3F256I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP15E-3F484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.2V -3 S pd I
Manufacturer:
Lattice
![LFXP15E-3F388I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 268 IO 1. 2V -3 Spd I
Manufacturer:
Lattice
![LFXP15E-3F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.2V -3 S pd
Manufacturer:
Lattice
![LFXP15E-3F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 188 IO 1. 2V -3 Spd
Manufacturer:
Lattice
![LFXP15E-3F388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 268 IO 1. 2V -3 Spd
Manufacturer:
Lattice
![LFXP15E-4F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP15E-4FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP15E-3FN388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.4KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP15E-3FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.4KLUTS 484FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP15E-3FN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.4KLUTS 256FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP15E-4FN388C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.4KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP15E-3FN388I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 15.4KLUTS 388FPBGA
Manufacturer:
Lattice
Datasheet: