LH28F640BFHE-PTTL60 Sharp Electronics, LH28F640BFHE-PTTL60 Datasheet

LH28F640BFHE-PTTL60

Manufacturer Part Number
LH28F640BFHE-PTTL60
Description
Manufacturer
Sharp Electronics
Datasheet

Specifications of LH28F640BFHE-PTTL60

Cell Type
NOR
Density
64Mb
Access Time (max)
60ns
Interface Type
Parallel
Boot Type
Top
Address Bus
22b
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
TSOP
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
16b
Number Of Words
4M
Supply Current
25mA
Mounting
Surface Mount
Pin Count
48
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LH28F640BFHE-PTTL60
Manufacturer:
SHARP
Quantity:
20 000
P
P
S
RELIMINARY
RODUCT
PECIFICATIONS
Integrated Circuits Group
®
LH28F640BFHE-PTTL60
Flash Memory
64M (4M × 16)
(Model No.: LHF64FB2)
Spec No.: FM021009A
Issue Date: August 27, 2002

Related parts for LH28F640BFHE-PTTL60

LH28F640BFHE-PTTL60 Summary of contents

Page 1

... P P RELIMINARY RODUCT LH28F640BFHE-PTTL60 S PECIFICATIONS ® Flash Memory 64M (4M × 16) (Model No.: LHF64FB2) Spec No.: FM021009A Issue Date: August 27, 2002 Integrated Circuits Group ...

Page 2

...

Page 3

Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. When using the products covered herein, please ...

Page 4

TSOP Pinout................................................. 3 Pin Descriptions.......................................................... 4 Simultaneous Operation Modes Allowed with Four Planes .................................. 5 Memory Map .............................................................. 6 Identifier Codes and OTP Address for Read Operation ............................................. 7 Identifier Codes and OTP Address for Read Operation on ...

Page 5

... Fast program capability is provided through the use of high speed Page Buffer Program. Special OTP (One Time Program) block provides an area to store permanent code such as a unique number. * ETOX is a trademark of Intel Corporation. LHF64FB2 LH28F640BFHE-PTTL60 64Mbit (4Mbit 16) Flexible Blocking Architecture • Eight 4K-word Parameter Blocks • ...

Page 6

WE# 11 RST WP# 14 ...

Page 7

... Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage. DEVICE POWER SUPPLY (2.7V-3.6V): With V V SUPPLY flash memory are inhibited. Device operations at invalid V CC Characteristics) produce spurious results and should not be attempted. INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output V ...

Page 8

Table 2. Simultaneous Operation Modes Allowed with Four Planes THEN THE MODES ALLOWED IN THE OTHER PARTITION IS: IF ONE Read Read PARTITION IS: Array ID/OTP Read Array X X Read ID/OTP X X Read Status X X Read ...

Page 9

BLOCK NUMBER ADDRESS RANGE 134 4K-WORD 133 4K-WORD 132 4K-WORD 131 4K-WORD 130 4K-WORD 129 4K-WORD 128 4K-WORD 127 4K-WORD 126 32K-WORD 125 32K-WORD 124 32K-WORD 123 32K-WORD 122 32K-WORD 121 32K-WORD 120 32K-WORD 119 32K-WORD 118 32K-WORD 117 ...

Page 10

Table 3. Identifier Codes and OTP Address for Read Operation Manufacturer Code Manufacturer Code Device Code Top Parameter Device Code Block Lock Configuration Block is Unlocked Code Block is Locked Block is not Locked-Down Block is Locked-Down Device Configuration ...

Page 11

Customer Programmable Area Lock Bit (DQ Factory Programmed Area Lock Bit (DQ Figure 3. OTP Block Address Map for OTP Program LHF64FB2 - Customer Programmable Area Factory Programmed Area Reserved ...

Page 12

Table 5. Bus Operation Mode Notes RST# Read Array Output Disable V IH Standby V IH Reset Read Identifier Codes/OTP V Read Query 6,7 IH Write 4,5 NOTES: ...

Page 13

... OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information. 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST ...

Page 14

LH28F640BF series for details the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should ...

Page 15

Table 7. Functions of Block Lock State WP# [000] 0 (3) 0 [001] [011] 0 [100] 1 (3) 1 [101] (4) 1 [110] [111] 1 NOTES =1: a block is locked =1: a block ...

Page 16

Table 9. Block Locking State Transitions upon WP# Transition Previous State State - [000] - [001] (2) [110] [011] (2) Other than [110] - [100] - [101] - [110] - [111] NOTES: 1. "WP#=0 1" means that WP# is ...

Page 17

WSMS BESS BEFCES 7 6 SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R) SR.7 = WRITE STATE MACHINE STATUS (WSMS Ready 0 = Busy SR.6 = BLOCK ERASE SUSPEND STATUS (BESS) 1 ...

Page 18

SMS XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS Page Buffer Program available 0 = Page Buffer Program not available XSR.6-0 = RESERVED FOR FUTURE ...

Page 19

Table 12. Partition Configuration Register Definition PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R) PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 = Plane1-3 are ...

Page 20

Electrical Specifications 1.1 Absolute Maximum Ratings Operating Temperature During Read, Erase and Program ...- +85 C Storage Temperature During under Bias............................... - +85 C During non Bias................................ - +125 C Voltage On ...

Page 21

Capacitance ( f=1MHz) A Parameter Symbol Input Capacitance C Output Capacitance C OUT NOTE: 1. Sampled, not 100% tested. 1.2.2 AC Input/Output Test Conditions V CCQ INPUT 0.0 AC test inputs are driven at ...

Page 22

DC Characteristics Symbol Parameter I Input Load Current LI I Output Leakage Current Standby Current CCS Automatic Power Savings Current CCAS Reset Power-Down Current CCD CC Average V Read ...

Page 23

Symbol Parameter V Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage OH V Lockout during Normal PP V PPLK Operations V during Block Erase, Full Chip PP V Erase, ...

Page 24

AC Characteristics - Read-Only Operations Symbol t Read Cycle Time AVAV t Address to Output Delay AVQV t CE# to Output Delay ELQV t Page Address Access Time APA t OE# to Output Delay GLQV t RST# High ...

Page 25

Symbol t Read Cycle Time AVAV t Address to Output Delay AVQV t CE# to Output Delay ELQV t Page Address Access Time APA t OE# to Output Delay GLQV t RST# High to Output Delay PHQV t , ...

Page 26

(A) (A) 21-0 20 CE# ( OE# ( (W) WE High (D/Q) 15 ...

Page 27

(A) (A) 21-3 20 (A) 2 CE# ( OE# ( WE# ( High Z OH ...

Page 28

(A) (A) 21-3 20 AVQV V IH VALID A (A) 2-0 ADDRESS CE# ( ELQV V IH OE# ( WE# (W) ...

Page 29

AC Characteristics - Write Operations Symbol t Write Cycle Time AVAV RST# High Recovery to WE# (CE#) Going Low PHWL PHEL CE# (WE#) Setup to WE# (CE#) Going Low ELWL WLEL t ...

Page 30

NOTE 1 NOTE VALID A A (A) (A) 21-0 20-0 ADDRESS (E) CE ELWL WLEL V IH OE# ( PHWL PHEL V IH ...

Page 31

Reset Operations V IH RST# ( High (D/Q) 15 RST# ( High (D/Q) 15 (min GND ...

Page 32

Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance Symbol Parameter 4K-Word Parameter Block t WPB Program Time 32K-Word Main Block t WMB Program Time t / WHQV1 Word Program Time t EHQV1 t / ...

Page 33

Related Document Information Document No. FUM00701 NOTE: 1. International customers should contact their local SHARP or distribution sales offices. LHF64FB2 (1) Document Name LH28F640BF series Appendix 30 Rev. 2.42 ...

Page 34

A-1 RECOMMENDED OPERATING CONDITIONS A-1.1 At Device Power-Up AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not ...

Page 35

A-1.1.1 Rise and Fall Time Symbol t V Rise Time Input Signal Rise Time R t Input Signal Fall Time F NOTES: 1. Sampled, not 100% tested. 2. This specification is applied for not only the ...

Page 36

A-1.2 Glitch Noises Do not input the glitch noises which are below V as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a). Input Signal V (Min (Max.) IL Input Signal ...

Page 37

... A-2 RELATED DOCUMENT INFORMATION Document No. AP-001-SD-E AP-006-PT-E AP-007-SW-E NOTE: 1. International customers should contact their local SHARP or distribution sales office. (1) Document Name Flash Memory Family Software Drivers Data Protection Method of SHARP Flash Memory RP#, V Electric Potential Switching Circuit PP iv Rev. 1.10 ...

Page 38

...

Page 39

... Head Office: No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp EUROPE SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com SINGAPORE SHARP Electronics (Singapore) PTE., Ltd. ...

Related keywords