S29AL016D90TFI02 Spansion Inc., S29AL016D90TFI02 Datasheet - Page 24

no-image

S29AL016D90TFI02

Manufacturer Part Number
S29AL016D90TFI02
Description
Manufacturer
Spansion Inc.
Datasheet

Specifications of S29AL016D90TFI02

Cell Type
NOR
Density
16Mb
Access Time (max)
90ns
Interface Type
Parallel
Boot Type
Bottom
Address Bus
21/20Bit
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
-40C to 85C
Package Type
TSOP
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8/16Bit
Number Of Words
2M/1M
Supply Current
35mA
Mounting
Surface Mount
Pin Count
48
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S29AL016D90TFI02
Manufacturer:
SPANSION
Quantity:
23
Part Number:
S29AL016D90TFI020
Manufacturer:
TDK
Quantity:
12 000
Part Number:
S29AL016D90TFI020
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29AL016D90TFI020
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29AL016D90TFI020H
Manufacturer:
SPANSION
Quantity:
1 000
Part Number:
S29AL016D90TFI020H
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29AL016D90TFI023
Manufacturer:
SPANSION
Quantity:
7 137
8.1
24
8.1.1
8.1.2
8.1.3
8.1.4
Hardware Data Protection
Low V
Write Pulse Glitch Protection
Logical Inhibit
Power-Up Write Inhibit
The command sequence requirement of unlock cycles for programming or erasing provides data protection
against inadvertent writes (refer to
hardware data protection measures prevent accidental erasure or programming, which might otherwise be
caused by spurious system level signals during V
noise.
When V
power-up and power-down. The command register and all internal program/erase circuits are disabled, and
the device resets. Subsequent writes are ignored until V
proper signals to the control pins to prevent unintentional writes when V
Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.
Write cycles are inhibited by holding any one of OE# = V
CE# and WE# must be a logical zero while OE# is a logical one.
If WE# = CE# = V
edge of WE#. The internal state machine is automatically reset to reading array data on power-up.
CC
CC
Write Inhibit
is less than V
IL
and OE# = V
LKO
, the device does not accept any write cycles. This protects data during V
IH
Table 10.1 on page 30
during power up, the device does not accept commands on the rising
S29AL016D
D a t a
CC
power-up and power-down transitions, or from system
S h e e t
CC
IL
, CE# = V
for command definitions). In addition, the following
is greater than V
IH
or WE# = V
CC
S29AL016D_00_A8 February 27, 2009
LKO
is greater than V
. The system must provide the
IH
. To initiate a write cycle,
LKO
.
CC

Related parts for S29AL016D90TFI02