GAL20V8B-15LJ Lattice, GAL20V8B-15LJ Datasheet - Page 7

no-image

GAL20V8B-15LJ

Manufacturer Part Number
GAL20V8B-15LJ
Description
SPLD - Simple Programmable Logic Devices 5V 20 I/O
Manufacturer
Lattice
Datasheet

Specifications of GAL20V8B-15LJ

Logic Family
GAL
Number Of Macrocells
8
Maximum Operating Frequency
62.5 MHz
Number Of Programmable I/os
8
Delay Time
15 ns
Operating Supply Voltage
5 V
Supply Current
90 mA
Maximum Operating Temperature
+ 75 C
Minimum Operating Temperature
0 C
Package / Case
PLCC-28
Mounting Style
SMD/SMT
Number Of Product Terms Per Macro
8
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
GAL20V8B-15LJ
Manufacturer:
LAT
Quantity:
6 000
Part Number:
GAL20V8B-15LJ
Manufacturer:
LATTICE
Quantity:
5 510
Part Number:
GAL20V8B-15LJ
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
GAL20V8B-15LJ
Manufacturer:
LATTICE
Quantity:
2 121
Part Number:
GAL20V8B-15LJ
Manufacturer:
LATTICE
Quantity:
1 000
Part Number:
GAL20V8B-15LJ
Manufacturer:
LATTICE
Quantity:
1 000
Part Number:
GAL20V8B-15LJ
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
GAL20V8B-15LJ
Quantity:
49
Company:
Part Number:
GAL20V8B-15LJ
Quantity:
189
Part Number:
GAL20V8B-15LJI
Manufacturer:
TOSHIBA
Quantity:
97
Part Number:
GAL20V8B-15LJI
Manufacturer:
LATTICE
Quantity:
2 121
Part Number:
GAL20V8B-15LJN
Manufacturer:
LT
Quantity:
6 592
Part Number:
GAL20V8B-15LJNI
Manufacturer:
LATTICE
Quantity:
20 000
In the Registered mode, macrocells are configured as dedicated
registered outputs or as I/O functions.
Architecture configurations available in this mode are similar to the
common 20R8 and 20RP4 devices with various permutations of
polarity, I/O and register placement.
All registered macrocells share common clock and output enable
control pins. Any macrocell can be configured as registered or I/
O. Up to eight registers or up to eight I/Os are possible in this mode.
Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.
Registered Mode
OE
CLK
XOR
XOR
D
Q
Q
5
Dedicated input or output functions can be implemented as sub-
sets of the I/O function.
Registered outputs have eight product terms per output. I/Os have
seven product terms per output.
The JEDEC fuse numbers, including the User Electronic Signature
(UES) fuses and the Product Term Disable (PTD) fuses, are shown
on the logic diagram on the following page.
Registered Configuration for Registered Mode
Combinatorial Configuration for Registered Mode
- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this output configuration.
- Pin 1 controls common CLK for the registered outputs.
- Pin 13 controls common OE for the registered outputs.
- Pin 1 & Pin 13 are permanently configured as CLK &
- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this output configuration.
- Pin 1 & Pin 13 are permanently configured as CLK &
OE for registered output configuration.
OE for registered output configuration..
Specifications GAL20V8

Related parts for GAL20V8B-15LJ