SST39VF010-70-4C-NH Microchip Technology, SST39VF010-70-4C-NH Datasheet - Page 6
![Flash 1M (128Kx8) 70ns Commercial Temp](/photos/16/11/161154/sst39vf010_sml.jpg)
SST39VF010-70-4C-NH
Manufacturer Part Number
SST39VF010-70-4C-NH
Description
Flash 1M (128Kx8) 70ns Commercial Temp
Manufacturer
Microchip Technology
Datasheet
1.SST39VF512-70-4C-NHE.pdf
(24 pages)
Specifications of SST39VF010-70-4C-NH
Data Bus Width
8 bit
Memory Type
NOR
Memory Size
1 Mbit
Architecture
Sectored
Interface Type
Parallel
Access Time
70 ns
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
20 mA
Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
PLCC-32
Organization
128 KB x 8
Lead Free Status / Rohs Status
No RoHS Version Available
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SST39VF010-70-4C-NH
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST39VF010-70-4C-NHE
Manufacturer:
SST
Quantity:
3 000
Company:
Part Number:
SST39VF010-70-4C-NHE
Manufacturer:
SONY
Quantity:
12
Company:
Part Number:
SST39VF010-70-4C-NHE
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
SST39VF010-70-4C-NHE
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
SST39VF010-70-4C-NHE-T
Manufacturer:
Microchip Technology
Quantity:
10 000
Data Sheet
TABLE 2: Pin Description
TABLE 3: Operation Modes Selection
©2010 Silicon Storage Technology, Inc.
Symbol
A
DQ
CE#
OE#
WE#
V
V
NC
Mode
Read
Program
Erase
Standby
Write Inhibit
Product Identification
Software Mode
MS
DD
SS
FIGURE 5: Pin Assignment for 34-ball WFBGA (4mm x 6mm) for 1 Mbit and 2 Mbit
1. A
1. X can be V
7
1
-DQ
-A
A
MS
MS
0
0
= Most significant address
= A
15
for SST39LF/VF512, A
Pin Name
Address Inputs
Data Input/output
Chip Enable
Output Enable
Write Enable
Power Supply
Ground
No Connection
IL
or V
IH
, but no other value.
6
5
4
3
2
1
16
Functions
To provide memory addresses. During Sector-Erase A
sector. During Block-Erase A
To output data during Read cycles and receive input data during Write cycles.
Data is internally latched during a Write cycle.
The outputs are in tri-state when OE# or CE# is high.
To activate the device when CE# is low.
To gate the data output buffers.
To control the Write operations.
To provide power supply voltage:
Unconnected pins.
for SST39LF/VF010, A
CE#
V
SST39VF512 / SST39VF010 / SST39VF020 / SST39VF040
V
V
V
V
CE#
V
SST39LF512 / SST39LF010 / SST39LF020 / SST39LF040
A2
A1
A0
X
X
SS
IH
IL
IL
IL
IL
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
V
A17
A16
A12
A
DD
Note: For SST39LF020, ball B3 is "No Connect"
WE#
A14
A18
A15
A8
A6
B
OE#
V
V
V
V
V
X
X
IH
IH
IL
IL
IL
TOP VIEW (balls facing down)
For SST39LF010, balls B3 and A5 are "No Connect"
A13
C
A9
A7
A5
A11
A4
D
17
for SST39LF/VF020, and A
WE#
V
V
V
V
V
NC1
NC2
X
X
E
6
IH
IL
IL
IH
IH
MS
OE#
A3
F
-A
DQ
D
D
X
High Z
High Z/ D
High Z/ D
DQ7
16
A10
G
1
A0
A2
OUT
IN
address lines will select the block.
3.0-3.6V for SST39LF512/010/020/040
2.7-3.6V for SST39VF512/010/020/040
CE#
DQ5
DQ3
DQ2
DQ0
H
A1
OUT
OUT
DQ6
DQ4
DQ1
V
J
SS
18
for SST39LF/VF040
MS
-A
Address
A
A
Sector address,
XXH for Chip-Erase
X
X
X
See Table 4
IN
IN
12
address lines will select the
S71150-14-000
T2.1 1150
T3.4 1150
01/10