APA600-CQ208B Actel, APA600-CQ208B Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
APA600-CQ208B
Manufacturer Part Number
APA600-CQ208B
Description
FPGA ProASICPLUS Family 600K Gates 180MHz 0.22um (CMOS) Technology 2.5V 208-Pin CQFP
Manufacturer
Actel
Datasheet
1.APA075-FGG144.pdf
(178 pages)
Specifications of APA600-CQ208B
Package
208CQFP
Family Name
ProASICPLUS
Device System Gates
600000
Number Of Registers
21504
Maximum Internal Frequency
180 MHz
Typical Operating Supply Voltage
2.5 V
Maximum Number Of User I/os
158
Ram Bits
129024
Re-programmability Support
Yes
- Current page: 32 of 178
- Download datasheet (6Mb)
Note: Each RAM block contains a multiplexer (called DMUX) for each output signal, increasing design efficiency. These DMUX cells do not
Figure 2-18 • Example SRAM Block Diagrams
Table 2-14 • Memory Block SRAM Interface Signals
2 -2 2
SRAM Signal
WCLKS
RCLKS
RADDR<0:7>
RBLKB
RDB
WADDR<0:7>
WBLKB
DI<0:8>
WRB
DO<0:8>
RPE
WPE
PARODD
Note: Not all signals shown are used in all modes.
ProASIC
WADDR <0:7>
WADDR <0:7>
consume any core logic tiles and connect directly to high-speed routing resources between the RAM blocks. They are used when
RAM blocks are cascaded and are automatically inserted by the software tools.
PLUS
DI <0:8>
DI <0:8>
WBLKB
WBLKB
WCLKS
WCLKS
Flash Family FPGAs
WRB
WRB
WPE
WPE
Bits
1
1
8
1
1
8
1
9
1
9
1
1
1
Async Read
Sync Write
Sync Write
Sync Read
PARODD
(256x9)
(256x9)
PARODD
SRAM
SRAM
Ports
Ports
and
and
In/Out
Out
Out
Out
In
In
In
In
In
In
In
In
In
In
DO <0:8>
RADDR <0:7>
RDB
RBLKB
RCLKS
RPE
DO <0:8>
RADDR <0:7>
RDB
RBLKB
RPE
Write clock used on synchronization on write side
Read clock used on synchronization on read side
Read address
Read block select (active Low)
Read pulse (active Low)
Write address
Write block select (active Low)
Input data bits <0:8>, <8> can be used for parity In
Write pulse (active Low)
Output data bits <0:8>, <8> can be used for parity out
Read parity error (active High)
Write parity error (active High)
Selects odd parity generation/detect when High, even parity when Low
v5.9
WADDR <0:7>
WADDR <0:7>
DI <0:8>
DI <0:8>
WBLKB
WBLKB
WRB
WRB
WPE
WPE
Description
Async Write
Async Write
Async Read
Sync Read
(256x9)
PARODD
(256x9)
SRAM
PARODD
SRAM
Ports
Ports
and
and
DO <0:8>
RADDR <0:7>
RDB
RBLKB
RCLKS
RPE
DO <0:8>
RADDR <0:7>
RDB
RBLKB
RCLKS
RPE
Related parts for APA600-CQ208B
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![APA600-PQG208](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 600K System Gates
Manufacturer:
Actel
Datasheet:
![APA600-FG484I](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
FBGA 484/FPGA ProASICPLUS Family 600K Gates 180MHz Industrial 0.22um
Manufacturer:
Actel
![SM100VQ-ACTEL-3](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools Silicon Sculptor Programming Mod
Manufacturer:
Actel
![SMPA-ISP-ACTEL-3-KIT](/images/manufacturer_photos/0/0/8/actel_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools InSystem Programming ProASICPLUS Devices
Manufacturer:
Actel