XC2S600E-6FG676C Xilinx Inc, XC2S600E-6FG676C Datasheet - Page 57

• Manufacturer Part Number: XC2S600E-6FG676C
• Description: FPGA Spartan-IIE Family 600K Gates 15552 Cells 357MHz 0.15um Technology 1.8V 676-Pin FBGA
• Manufacturer: Xilinx Inc

Specifications of XC2S600E-6FG676C

• Package: 676FBGA
• Family Name: Spartan-IIE
• Device Logic Cells: 15552
• Device Logic Units: 3456
• Device System Gates: 600000
• Maximum Internal Frequency: 357 MHz
• Typical Operating Supply Voltage: 1.8 V
• Maximum Number Of User I/os: 514
• Ram Bits: 294912
• Re-programmability Support: Yes

Low Voltage Differential Signals (LVDS
and LVPECL)
The Spartan-IIE family features low-voltage differential sig-
naling (LVDS and LVPECL). Each signal utilizes two pins on
the Spartan-IIE device, known as differential pin pairs. Each
differential pin pair has a Positive (P) and a Negative (N) pin.
These pairs are labeled in the following manner.
I/O, L#[P/N][-/_Y/_YY]
where
L = LVDS or LVPECL pin
# = Pin pair number
P = Positive
N = Negative
_Y = Asynchronous output allowed (device-dependent)
_YY = Asynchronous output allowed (all devices)
Available Differential Pairs According to
Package Type
Synchronous or Asynchronous
I/O pins for differential signals can either be synchronous or
asynchronous, input or output. Differential signaling
requires the pins of each pair to switch simultaneously. If the
output signals driving the pins are from IOB flip-flops, they
are synchronous. If the signals driving the pins are from
internal logic, they are asynchronous, and therefore more
care must be taken that they are simultaneous. Any differ-
ential pairs can be used for synchronous input and output
signals as well as asynchronous input signals.
However, only the differential pairs with the _Y or _YY suffix
can be used for asynchronous output signals.
DS077-4 (2.3) June 18, 2008
Product Specification
XC2S100E
XC2S150E
XC2S200E
XC2S300E
XC2S400E
XC2S600E
XC2S50E
Device
R
TQ144 PQ208
28
28
-
-
-
-
-
50
50
50
50
50
-
-
FT256
83
83
83
83
83
83
-
FG456
114
120
120
120
120
86
-
FG676
172
205
www.xilinx.com
-
-
-
-
-
Asynchronous Output Pad Name Designation
Because of differences between densities, the differential
pairs that can be used for asynchronous outputs vary by
device. The pairs that are available in all densities for a
given package have the _YY suffix. These pins should be
used for differential asynchronous outputs if the design may
later move to a different density. All other differential pairs
that can be used for asynchronous outputs have the _Y suf-
fix.
To simplify the following tables, the "Pad Name" column
shows the part of the name that is common across densi-
ties. The "Pad Name" column leaves out the _Y suffix and
the "LVDS Asynchronous Output Option" column indicates
the densities that allow asynchronous outputs for LVDS or
LVPECL on the given pin.
DLL Pins
Pins labeled "I/O (DLL)" can be used as general-purpose
I/O or as inputs to the DLL. Adjacent DLL pins form a differ-
ential pair. They reside in two different banks, so if they are
outputs the V
Each DLL pin can also be paired with the adjacent GCK
clock pin for a differential clock input. The "I/O (DLL)" pin
always becomes the N terminal when paired with GCK,
even if it is labeled "P" for its pairing with the adjacent DLL
pin.
VREF Pins
Pins labeled "I/O, VREF" can be used as either an I/O or a
VREF pin. If any I/O pin within the bank requires a VREF
input, all the VREF pins in the bank must be connected to
the same voltage. See the I/O banking rules in the
tional Description
given bank requires VREF, then that bank's VREF pins can
be used as general I/O.
To simplify the following tables, the "Pad Name" column
shows the part of the name that is common across densi-
ties. When VREF is only available in limited densities, the
"Pad Name" column leaves out the VREF designation and
the "VREF Option" column indicates the densities that pro-
vide VREF on the given pin.
VCCO Banks
In the TQ144 and PQ208 packages, the eight banks have
VCCO connected together. Thus, only one VCCO is
allowed in these packages, although different VREF values
are allowed in each of the eight banks. See
CCO
Spartan-IIE FPGA Family: Pinout Tables
level must be the same for both banks.
module for more detail. If no pin in a
I/O
Banking.
Func-
57