DS2155LN+ Maxim Integrated Products, DS2155LN+ Datasheet - Page 109

IC TXRX T1/E1/J1 1-CHIP 100-LQFP

DS2155LN+

Manufacturer Part Number
DS2155LN+
Description
IC TXRX T1/E1/J1 1-CHIP 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS2155LN+

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
BERT Generator and Detector, CMI Coder and Decoder, HDLC Controller
Product
Framer
Number Of Transceivers
1
Data Rate
64 Kbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
75 mA (Typ)
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
20.
The DS2155 can implement the G.706 CRC-4 recalculation at intermediate path points. When this mode
is enabled, the data stream presented at TSER already has the FAS/NFAS, CRC multiframe alignment
word, and CRC-4 checksum in time slot 0. The user can modify the Sa bit positions. This change in data
content is used to modify the CRC-4 checksum. This modification, however, does not corrupt any error
information the original CRC-4 checksum may contain. In this mode of operation, TSYNC must be
configured to multiframe mode. The data at TSER must be aligned to the TSYNC signal. If TSYNC is an
input, then the user must assert TSYNC aligned at the beginning of the multiframe relative to TSER. If
TSYNC is an output, the user must multiframe-align the data presented to TSER.
Figure 20-1. CRC-4 Recalculate Method
G.706 INTERMEDIATE CRC-4 UPDATING (E1 MODE ONLY)
TPOSO/TNEGO
INSERT
NEW CRC-4
CODE
EXTRACT
OLD CRC-4
CODE
+
CRC-4
CALCULATOR
109 of 238
XOR
NEW Sa BIT
DATA
MODIFY
Sa BIT
POSITIONS
TSER

Related parts for DS2155LN+