DS2187S Maxim Integrated Products, DS2187S Datasheet

no-image

DS2187S

Manufacturer Part Number
DS2187S
Description
IC RECEIVE LINE INTERFACE 20SOIC
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS2187S

Function
Receive Line Interface
Interface
T1
Number Of Circuits
1
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
18mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
*
Includes
AMI / B8ZS / HDB3 Coded Signal Decoder
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2187S
Quantity:
200
Part Number:
DS2187S
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2187S+T&R
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS2187S+TR
Manufacturer:
TI
Quantity:
21 440
FEATURES
DESCRIPTION
The DS2187 T1/CEPT Receive Line Interface chip interfaces user equipment to North American (T1
1.544 MHz) and European (CEPT 2.048 MHz) primary rate communication networks. The device
extracts clock and data from twisted pair or coax transmission media and eliminates expensive discrete
components and/or manual tuning required in existing T1 and CEPT line termination electronics.
Application areas include DACS, CSU, CPE, channel banks, and PABX-to-computer interfaces such as
DMI and CPI.
www.dalsemi.com
Line interface for T1 (1.544 MHz) and CEPT
(2.048 MHz) primary rate networks
Extracts clock and data from twisted pair or
coax
Meets requirements of PUB 43801, TR
62411, and applicable CCITT G.823
Precision on-chip PLL eliminates external
crystal or LC tank - no tuning required
Decodes AMI, B8ZS, and HDB3 coded
signals
Designed for short loop applications such as
terminal equipment to DSX-1
Reports alarm and error events
Compatible with the DS2180A T1/ISDN
Primary Rate and DS2181A CEPT
Transceivers, as well as DS2141A T1 and
DS2143 E1 Controllers
Companion to the DS2186 T1/CEPT
Transmit Line Interface and DS2188
T1/CEPT Jitter Attenuator
Single 5V supply; low-power CMOS
technology
1 of 10
PIN ASSIGNMENT
RCLKSEL
RCLKSEL
ZCSEN
ZCSEN
RRING
AVDD
RRING
AVDD
LCAP
LOCK
LCAP
LOCK
RAIS
AVSS
RAIS
AVSS
RTIP
RTIP
NC
18-Pin DIP (300-mil)
20-Pin SOIC (300-mil)
Receive Line Interface
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
10
18
17
16
15
14
13
12
11
10
20
19
18
17
16
15
14
13
12
11
DVDD
RCL
AIS
BPV
NC
RPOS
RNEG
RCLK
DVSS
DVDD
RCL
AIS
BPV
NC
NC
RPOS
RNEG
RCLK
DVSS
DS2187
062101

Related parts for DS2187S

DS2187S Summary of contents

Page 1

FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB 43801, TR 62411, and applicable CCITT G.823 Precision on-chip PLL eliminates external ...

Page 2

DS2187 BLOCK DIAGRAM Figure 1 LINE INPUT Input signals are coupled to the DS2187 via a 1:2 center-tapped transformer as shown in Figure 2. For T1 applications, R1 and R2 must be 200 ohms in order to properly terminate the ...

Page 3

PIN DESCRIPTION Table 1 PIN SYMBOL TYPE 1 AVDD 2 RAIS 3 ZCSEN 4 LCAP 5 RCLKSEL 6 RTIP 7 RRING 8 LOCK 9 AVSS 10 DVSS 11 RCLK 12 RNEG 13 RPOS BPV 16 AIS 17 ...

Page 4

SYSTEM LEVEL INTERCONNECT Figure 2 OUTPUT TIMING Figure ...

Page 5

CODE SUPPRESSION The device will decode incoming B8ZS (RCLKSEL=0) or HDB3 (RCLKSEL=1) code words and replace them with an all-0 code when ZCSEN=1. When ZCSEN=0, code words will pass through the device without being altered. This feature can be ...

Page 6

ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the ...

Page 7

ANALOG ELECTRICAL CHARACTERISTICS PARAMETER Clock Acquisition RTIP, RRING Minimum Sensitivity FLL Loop Bandwidth Capture Range Input Jitter Tolerance NOTES: 1. Time from reappearance of a valid signal at RPOS and RNEG to a LOCK=1. 2. Minimum peak voltage necessary for ...

Page 8

NOTES applications (RCLKSEL=0). 2. CEPT applications (RCLKSEL=1). 3. Minimum and maximum limits shown reflect changes in DPLL divide ratio as required to track jitter. AC TIMING DIAGRAM Figure ...

Page 9

DS2187 RECEIVE LINE INTERFACE 18-PIN DIP PKG 18-PIN DIM MIN MAX A IN 0.890 0.920 0.240 0.260 MM 6.10 6. 0.120 0.140 MM 3.05 3. 0.300 0.325 MM 7.62 8. 0.015 ...

Page 10

... DS2187S RECEIVE LINE INTERFACE 20-PIN SOIC PKG 18-PIN DIM MIN MAX A IN 0.500 0.511 MM 12.70 12. 0.290 0.300 MM 7.37 7. 0.089 0.095 MM 2.26 2. 0.004 0.012 MM 0.102 0. 0.094 0.105 MM 2.38 2. 0.050 BSC MM 1.27 BSC H IN 0.398 0.416 MM 10.11 10. 0.009 0.013 MM 0.229 0. 0.013 0.019 MM 0.33 ...

Related keywords