DS21554L Maxim Integrated Products, DS21554L Datasheet - Page 68

IC TXRX E1 1-CHIP 5V 100-LQFP

DS21554L

Manufacturer Part Number
DS21554L
Description
IC TXRX E1 1-CHIP 5V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21554L

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
Remote and AIS Alarm Detector / Generator
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21554L
Manufacturer:
TI
Quantity:
299
Part Number:
DS21554L
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554L
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21554L+
Manufacturer:
Maxim
Quantity:
127
Part Number:
DS21554L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LB
Manufacturer:
DALLAS
Quantity:
7 214
Part Number:
DS21554LB
Manufacturer:
DALLASSEM
Quantity:
423
Part Number:
DS21554LB
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LB+
Manufacturer:
Maxim
Quantity:
90
Part Number:
DS21554LB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LBN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
TNAF: TRANSMIT NON-ALIGN FRAME REGISTER (Address = 21 Hex)
Note: Bit 6 of the TNAF register must be programmed to one. The DS21354/DS21554 do not
automatically set this bit.
13.3.
On the receive side, there is a set of eight registers (RSiAF, RSiNAF, RRA, RSa4 to RSa8) that report the
Si and Sa bits as they are received. These registers are updated with the setting of the Receive CRC4
Multiframe bit in Status Register 2 (SR2.1). The host can use the SR2.1 bit to know when to read these
registers. The user has 2ms to retrieve the data before it is lost. The MSB of each register is the first
received. Please see the register descriptions below for more details.
On the transmit side, there is also a set of eight registers (TSiAF, TSiNAF, TRA, TSa4 to TSa8) that via
the Transmit Sa-Bit Control Register (TSaCR), can be programmed to insert both Si and Sa data. Data is
sampled from these registers with the setting of the Transmit Multiframe bit in Status Register 2 (SR2.5).
The host can use the SR2.5 bit to know when to update these registers. It has 2ms to update the data or
else the old data will be retransmitted. The MSB of each register is the first bit transmitted. Please see the
register descriptions below and
SYMBOL
(MSB)
REGISTER
Si
Sa4
Sa5
Sa6
Sa7
Sa8
RSiNAF
TSiNAF
Si
A
1
RSiAF
TSiAF
RSa4
RSa5
RSa6
RSa7
RSa8
TSa4
TSa5
TSa6
TSa7
TSa8
RRA
TRA
Internal Register Scheme Based On CRC4 Multiframe
POSITION
TNAF.7
TNAF.6
TNAF.5
TNAF.4
TNAF.3
TNAF.2
TNAF.1
TNAF.0
1
ADDRESS (HEX)
5A
5D
5B
5C
5E
58
5F
50
52
53
54
55
56
57
59
51
International Bit.
Frame Non-Alignment Signal Bit.
Remote Alarm (used to transmit the alarm).
Additional Bit 4.
Additional Bit 5.
Additional Bit 6.
Additional Bit 7.
Additional Bit 8.
A
Figure 18-15
The eight Si bits in the align frame
The eight reportings of the receive remote alarm (RA)
The eight Sa7 reported in each CRC4 multiframe
The eight Si bits to be inserted into the align frame
The eight Sa4 settings in each CRC4 multiframe
The eight Sa5 settings in each CRC4 multiframe
The eight Sa6 settings in each CRC4 multiframe
The eight Sa7 settings in each CRC4 multiframe
The eight Sa8 settings in each CRC4 multiframe
The eight Si bits in the non-align frame
The eight Sa4 reported in each CRC4 multiframe
The eight Sa5 reported in each CRC4 multiframe
The eight Sa6 reported in each CRC4 multiframe
The eight Sa8 reported in each CRC4 multiframe
The eight Si bits to be inserted into the non-align frame
The eight settings of remote alarm (RA)
Sa4
for more details.
68 of 124
NAME AND DESCRIPTION
Sa5
FUNCTION
Sa6
Sa7
(LSB)
Sa8

Related parts for DS21554L