HC5513BIM Intersil, HC5513BIM Datasheet - Page 13

no-image

HC5513BIM

Manufacturer Part Number
HC5513BIM
Description
IC SLIC DLC/FLC LP STDBY 22-DIP
Manufacturer
Intersil
Series
UniSLIC14r
Datasheet

Specifications of HC5513BIM

Function
Subscriber Line Interface Concept (SLIC)
Number Of Circuits
1
Current - Supply
2.25mA
Power (watts)
1.5W
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Package / Case
22-DIP (0.400", 10.16mm)
Includes
Ground Key Detector, Programmable Loop Current Detector, Ring Trip Detector, Thermal Shutdown
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Voltage - Supply
-
Interface
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HC5513BIM
Manufacturer:
HARRIS
Quantity:
7
Part Number:
HC5513BIM
Manufacturer:
INTERSIL
Quantity:
1 570
Part Number:
HC5513BIM
Manufacturer:
NSC
Quantity:
1 572
The function of this circuit is to maintain the tip and ring
voltages symmetrically around V
longitudinal currents. The differential transconductance
amplifiers G
the required current to maintain V
When a longitudinal current is injected onto the tip and ring
inputs, the voltage at V
V
appears between the input terminals of the differential
transconductance amplifiers G
and G
turn feed the differential inputs of current sources I
respectively. I
ended and 500 differentially, thus leading to a change in I
and I
The circuit shown in Figure 20(B) illustrates the tip side of
the longitudinal network. The advantages of a differential
input current source are: improved noise since the noise due
to current source 2I
to differential current gain and minimized offset error at the
Operational Amplifier inputs via the two 5kΩ resistors.
Digital Logic Inputs
Table 1 is the logic truth table for the TTL compatible logic
input pins. The HC5513 has two enable inputs pins (E0, E1)
and two control inputs pins (C1, C2).
The enable pin E0 is used to enable or disable the DET
output pin. The DET pin is enabled if E0 is at a logic level 0
and disabled if E0 is at a logic level 1.
The enable pin E1 gates the ground key detector to the DET
output with a logic level 0, and gates the loop or ring trip
detector to the DET output with a logic level 1.
BAT
R
/2. When V
R
that is equal to 500(∆
are the differential currents ∆I
T
T
and G
I
LONG
and I
C
changes by the amount ∆V
O
R
R
is now correlated, power savings due
accomplish this by sourcing or sinking
I
have current gains of 250 single
C
LONG
moves from it’s equilibrium value
I
I
LONG
LONG
I
FIGURE 20A.
13
) and 500(∆I
∆V
∆V
T
R
T
+
and G
-
BAT
+
-
C
at V
TIP
RING
/2, in the presence of
R
R
HC5513
1
LARGE
LARGE
R
V
and ∆I
FIGURE 20. LONGITUDINAL IMPEDANCE NETWORK
BAT
C
. The output of G
2
+
-
).
/2.
C
2
, this change
, which in
∆I
∆I
1
2
T
and I
I
I
R
T
T
∆I
∆I
T
R
G
G
1
2
V
T
R
HC5513
BAT
/2
A combination of the control pins C1 and C2 is used to select
1 of the 4 possible operating states. A description of each
operating state and the control logic follow:
Open Circuit State (C1 = 0, C2 = 0)
In this state the SLIC is effectively off. All detectors and both
the tip and ring line drive amplifiers are powered down,
presenting a high impedance to the line. Power dissipation is
at a minimum.
Active State (C1 = 0, C2 = 1)
The tip output is capable of sourcing loop current and for open
circuit conditions is about -4V from ground. The ring output is
capable of sinking loop current and for open circuit conditions is
about V
current and ground key detectors are both active, E0 and E1
determine which detector is gated to the DET output.
Ringing State (C1 = 1, C2 = 0)
The ring relay driver and the ring trip detector are activated.
Both the tip and ring line drive amplifiers are powered down.
Both tip and ring are disconnected from the line via the
external ring relay.
Standby State (C1 = 1, C2 = 1)
Both the tip and ring line drive amplifiers are powered down.
Internal resistors are connected between tip to ground and ring
to V
The loop current and ground key detectors are both active, E0
and E1 determine which detector is gated to the DET output.
AC Transmission Circuit Stability
To ensure stability of the AC transmission feedback loop two
compensation capacitors C
Figure 21 (Application Circuit) illustrates their use.
Recommended value is 2200pF.
BAT
BAT
to allow loop current detect in an off-hook condition.
+ 4V. VF signal transmission is normal. The loop
RING
TIP
V
R
R
C
LARGE
LARGE
TC
TRANSCONDUCTANCE
FIGURE 20B.
WITH DIFFERENTIAL INPUTS
TIP DIFFERENTIAL
and C
TIP CURRENT SOURCE
5kΩ
∆I
AMPLIFIER
1
20Ω
RC
5kΩ
2I
are required.
0
∆I
1
V
+
BAT
-
G
T
/2

Related parts for HC5513BIM