SI3226-A-GQR Silicon Laboratories Inc, SI3226-A-GQR Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI3226-A-GQR
Manufacturer Part Number
SI3226-A-GQR
Description
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI3226-A-GQR.pdf
(38 pages)
Specifications of SI3226-A-GQR
Lead Free Status / Rohs Status
Supplier Unconfirmed
Table 12. Switching Characteristics—GCI Highway Serial Interface
(V
PCLK Period (2.048 MHz PCLK Mode)
PCLK Period (4.096 MHz PCLK Mode)
FSYNC Period
PCLK Duty Cycle Tolerance
FSYNC Jitter Tolerance
Rise Time, PCLK
Fall Time, PCLK
Delay Time, PCLK Rise to DTX Active
Delay Time, PCLK Rise to DTX Transition
Delay Time, PCLK Rise to DTX Tristate
Setup Time, FSYNC Rise to PCLK Fall
Hold Time, PCLK Fall to FSYNC Fall
Setup Time, DRX Transition to PCLK Fall
Hold Time, PCLK Falling to DRX Transition
FSYNC Pulse Width
Notes:
DD
1. All timing is referenced to the 50% level of the waveform. Input test levels are V
2. FSYNC source is assumed to be 8 kHz under all operating conditions.
3. Specification applies to PCLK fall to DTX tristate when that mode is selected.
= 3.13 to 5.25 V, T
Rise and fall times are referenced to the 20% and 80% levels of the waveform.
FSYNC
2
PCLK
DRX
DTX
Parameter
A
t
s u 1
= 0 to 70 °C for F-Grade, –40 to 85 °C for G-Grade)
Figure 2. PCM Highway Interface Timing Diagram
1
t
d 1
3
t
h 1
Preliminary Rev. 0.33
t
s u 2
Symbol
t
p
t
t
t
t
t
d 2
t
jitter
t
t
t
t
t
su1
su2
t
wfs
t
t
dty
d1
d2
d3
h1
h2
t
t
fs
p
p
r
f
t
h 2
t
fs
Conditions
t
r
Test
IH
Min
t
40
25
20
25
20
—
—
—
—
—
—
—
—
—
p
= V
/2
t
O
f
– 0.4 V and V
t
Typ
488
244
125
d 3
50
—
—
—
—
—
—
—
—
—
—
—
t
w f s
Si3208/9
±120
IL
Max
60
25
25
20
20
20
—
—
—
—
—
—
—
—
= 0.4 V.
Units
ns
ns
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
13