CDP1826CE Intersil Corporation, CDP1826CE Datasheet
CDP1826CE
Related parts for CDP1826CE
CDP1826CE Summary of contents
Page 1
... Daisy Chain Feature to Further Reduce External Decoding Needs • Multiple Chip-Select Inputs for Versatility • Single Voltage Supply • No Clock or Precharge Required. Ordering Information PACKAGE TEMP. RANGE o o PDIP - +85 C CDP1826CE Pinout CDP1826C (PDIP) TOP VIEW BUS BUS 1 3 BUS 2 BUS BUS 4 ...
Page 2
ADDR BUS TPA RAM ROM CDP1826C MRD CEO 8-BIT BIDIRECTIONAL DATA BUS FIGURE 1. TYPICAL CDP1802 MICROPROCESSOR SYSTEM CDP1826C CLEAR WAIT MRD ADDR BUS TPB TPA Q CPU SCO SCI CDP1800 SERIES INTERRUPT MRD DMA - IN ...
Page 3
Absolute Maximum Ratings DC Supply Voltage Range (All Voltages Referenced to V Terminal) SS CDP1826C ...
Page 4
Signal Descriptions A0 - A4, CS/A5 (Address Inputs): These inputs must be stable prior to a write operation, but may change asynchro- nously during Read operations 1800 system, the multiplexed high-order address bit at pin CS/A5 can be ...
Page 5
CLOCK A5 TPA MRD CEO BUS RAM CYCLE CS1 = 1, CS2 = 0 FUNCTION CDP1800 Mode Write Read Deselect Deselect Deselect Deselect Deselect Non-CDP1800 Mode Write Read Deselect Deselect Deselect NOTE: 1. For CDP1800 Mode, refers to high ...
Page 6
Dynamic Electrical Specifications PARAMETER READ - CYCLE TIMES (FIGURES 4 AND 5) Address to TPA Setup Address to TPA Hold Access from Address Change TPA Pulse Width Output Valid from MRD Access from Chip Select CEO Delay from TPA Edge ...
Page 7
HIGH ORDER xxxxx ADDRESS BYTE xxxxx xxxxxxxxxxxxx xxxxxxxxxxxxx xxxxxxxxxxxxx MRD xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx CS1 CS2 xxxxxxxxxxxxxxxxxxxxxx BUS FIGURE 5. TIMING WAVEFORMS FOR READ-CYCLE 2 (TPA HIGH) Dynamic Electrical Specifications PARAMETER WRITE - CYCLE TIMES (FIGURES ...
Page 8
HIGH ORDER xxxxxx ADDRESS BYTE xxxxxx t t ASH AH TPA t PAW MWR xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx CS1 • CS2 xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx xxxxxxxxxxxx xxxxxxxxxxxx BUS xxxxxxxxxxxx FIGURE 6. TIMING WAVEFORMS FOR WRITE-CYCLE 1 xxxxx xxxxx ...
Page 9
... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...