CY7C195-15PC Cypress Semiconductor Corporation., CY7C195-15PC Datasheet

no-image

CY7C195-15PC

Manufacturer Part Number
CY7C195-15PC
Description
64K x 4 Static RAM
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
Cypress Semiconductor Corporation
Document #: 38-05162 Rev. **
Features
Functional Description
The CY7C194, CY7C195, and CY7C196 are high-perfor-
mance CMOS static RAMs organized as 65,536 by 4 bits.
Easy memory expansion is provided by active LOW Chip En-
Selection Guide
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum Standby Current (mA)
• High speed
• Output enable (OE) feature (7C195 and 7C196)
• CMOS for optimum speed/power
• Low active power
• Low standby power
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
A
Logic Block Diagram
A
A
A
A
A
A
A
A
A
10
— 12 ns
— 880 mW
— 220 mW
1
2
3
4
5
6
7
8
9
INPUT BUFFER
1024 x 64 x 4
DECODER
COLUMN
ARRAY
POWER
DOWN
7C194-12
7C195-12
7C196-12
155
3901 North First Street
12
30
C194-1
I/O
I/O
I/O
I/O
CE
CE
WE
(OE)
(7C195 and
7C196 ONLY)
7C194-15
7C195-15
7C196-15
3
2
1
0
2
1
(7C196 only)
145
15
30
able(s) (CE on the CY7C194 and CY7C195, CE
CY7C196) and three-state drivers. They have an automatic
power-down feature, reducing the power consumption by 75%
when deselected.
Writing to the device is accomplished when the Chip Enable(s)
(CE on the CY7C194 and CY7C195, CE
CY7C196) and Write Enable (WE) inputs are both LOW. Data
on the four input pins (I/O
memory location, specified on the address pins (A
A
Reading the device is accomplished by taking the Chip En-
able(s) (CE on the CY7C194 and CY7C195, CE
CY7C196) LOW, while Write Enable (WE) remains HIGH. Un-
der these conditions the contents of the memory location
specified on the address pins will appear on the four data I/O
pins.
A die coat is used to ensure alpha immunity.
15
Pin Configurations
).
GND
CE
A
A
A
A
A
A
A
A
A
A
10
11
12
13
14
15
7C194-20
7C195-20
7C196-20
6
7
8
9
10
11
12
135
1
2
3
4
5
6
7
8
9
DIP/SOJ
Top View
20
30
7C194
San Jose
24
23
22
21
20
19
18
17
16
15
14
13
C194-2
7C194-25
7C195-25
7C196-25
V
A
A
A
A
A
A
I/O
I/O
I/O
I/O
WE
CC
5
4
3
2
1
0
64K x 4 Static RAM
3
2
1
0
115
25
30
0
CA 95134
through I/O
CE
GND
OE
NC
A
A
A
A
A
A
A
A
A
A
Revised September 18, 2001
10
11
12
13
14
15
1
6
7
8
9
7C194-35
7C195-35
7C196-35
1
2
3
4
5
6
7
8
9
10
11
12
13
14
DIP/SOJ
Top View
7C195
7C196
115
35
30
3
) is written into the
28
27
26
25
24
23
22
21
20
19
18
17
16
15
CY7C194
CY7C195
CY7C196
1
NC
, CE
V
A
A
A
A
A
A
I/O
I/O
I/O
I/O
WE
408-943-2600
C194-3
CC
5
4
3
2
1
0
1
1
3
2
1
0
, CE
, CE
7C194-45
7C196-45
2
0
CE
(7C196)
NC
(7C195)
45
30
2
2
through
2
on the
on the
on the

Related parts for CY7C195-15PC

CY7C195-15PC Summary of contents

Page 1

... Maximum Operating Current (mA) Maximum Standby Current (mA) Cypress Semiconductor Corporation Document #: 38-05162 Rev. ** able(s) (CE on the CY7C194 and CY7C195, CE CY7C196) and three-state drivers. They have an automatic power-down feature, reducing the power consumption by 75% when deselected. Writing to the device is accomplished when the Chip Enable(s) (CE on the CY7C194 and CY7C195, CE CY7C196) and Write Enable (WE) inputs are both LOW ...

Page 2

... CC OUT f=f =1/t MAX RC Max > 1 > < MAX Max > 0.3V > 0. < 0.3V power-up, otherwise I CC CY7C194 CY7C195 CY7C196 Ambient [2] Temperature + 10% 7C194-12 7C194-15 7C195-12 7C195-15 7C196-12 7C196-15 Max. Min. Max. Unit 2.4 0.4 0 0.3V + 0.3V 0.8 0.5 0 300 ...

Page 3

... IN Test Conditions MHz 5.0V CC [6] R1 481 5V 3. GND 255 INCLUDING JIG AND C194-4 SCOPE (b) 1.73V CY7C194 CY7C195 CY7C196 7C194-20 7C194-25, 35, 45 7C195-20 7C195-25, 35 7C196-20 7C196-25, 35, 45 Min. Max. Min. Max. 2.4 2.4 0.4 0.4 2 0.3V +0.3V –0.5 0.8 – ...

Page 4

... less than t and t is less than t HZCE LZCE HZWE LZWE LOW, CE LOW, and WE LOW. All signals must be LOW to initiate a write and any signal can 1 2 CY7C194 CY7C195 CY7C196 7C194-25 7C194-35 7C195-25 7C195-35 7C194-45 7C196-25 7C196-35 7C196- ...

Page 5

... If any CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state. Document #: 38-05162 Rev OHA DOE LZOE DATA VALID 50 SCE DATA VALID = V (7C196), and (7C195 and 7C196 transition LOW. 2 CY7C194 CY7C195 CY7C196 DATA VALID C194-8 t HZOE t HZCE HIGH IMPEDANCE t PD ICC 50% ISB C194 C194-7 Page ...

Page 6

... Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS (7C196 DATA I/O Note: 16. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t Document #: 38-05162 Rev PWE t SD DATA VALID [15, 16 DATA VALID t HZWE HZWE CY7C194 CY7C195 CY7C196 [10, 14, 15 LZWE and Page C194-8 C194-9 ...

Page 7

... AMBIENT TEMPERATURE (°C) TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0 25.0 20.0 15.0 V =4. 5.0 0.0 0 200 400 600 800 1000 CAPACITANCE (pF) CY7C194 CY7C195 CY7C196 OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE 120 100 80 V =5. = 0.0 1.0 2.0 3.0 4.0 OUTPUT VOLTAGE(V) OUTPUT SINK CURRENT vs ...

Page 8

... High Data Out Data High Z Document #: 38-05162 Rev. ** Mode Deselect/Power-Down Read Write Mode Deselect/Power-Down Read Write Deselect Data I/O Mode Deselect/Power-Down Read Write Deselect CY7C194 CY7C195 CY7C196 Power Standby ( Active ( Active ( Power Standby ( Active ( Active ( Active ( Power Standby ( Active ( Active ( Active (I ) ...

Page 9

... Ordering Information Speed (ns) Ordering Code 12 CY7C194-12PC CY7C194-12VC 15 CY7C194-15PC CY7C194-15VC 20 CY7C194-20PC CY7C194-20VC 25 CY7C194-25PC CY7C194-25VC 35 CY7C194-35PC CY7C194-35VC 45 CY7C194-45PC CY7C194-45VC Speed (ns) Ordering Code 12 CY7C195-12PC CY7C195-12VC 15 CY7C195-15PC CY7C195-15VC 20 CY7C195-20PC CY7C195-20VC 25 CY7C195-25PC CY7C195-25VC 35 CY7C195-35PC CY7C195-35VC 45 CY7C195-45PC CY7C195-45VC ) Speed (ns) Ordering Code 12 CY7C196-12PC CY7C196-12VC 15 CY7C196-15PC CY7C196-15VC 20 CY7C196-20PC CY7C196-20VC 25 ...

Page 10

... Package Diagrams Document #: 38-05162 Rev. ** 24-Lead (300-Mil) Molded DIP P13/P13A 28-Lead (300-Mil) Molded DIP P21 CY7C194 CY7C195 CY7C196 51-85013-A 51-85014-B Page ...

Page 11

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 24-Lead (300-Mil) Molded SOJ V13 28-Lead (300-Mil) Molded SOJ V21 CY7C194 CY7C195 CY7C196 51-85030-A 51-85031-B Page ...

Page 12

... Document Title: CY7C194/CY7C195/CY7C196 64K x 4 Static RAM Document Number: 38-05162 Issue REV. ECN NO. Date ** 110172 09/29/01 Document #: 38-05162 Rev. ** Orig. of Change Description of Change SZV Change from Spec number: 38-00081 to 38-05162 CY7C194 CY7C195 CY7C196 Page ...

Related keywords