CY7C138V-25JC Cypress Semiconductor Corporation., CY7C138V-25JC Datasheet

no-image

CY7C138V-25JC

Manufacturer Part Number
CY7C138V-25JC
Description
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
1
Features
Cypress Semiconductor Corporation
Logic Block Diagram
• True Dual-Ported memory cells which allow simulta-
• 4K/8K/16K/32K x 8 organizations (CY7C0138V/144V/
• 4K/8K/16K/32K x 9 organizations (CY7C0139V/145V/
• 0.35-micron CMOS for optimum speed/power
• High-speed access: 15
• Low operating power
Notes:
A
A
CE
OE
R/W
SEM
BUSY
INT
1.
2.
3.
4.
R/W
CE
OE
I/O
neous access of the same memory location
006V/007V)
016V/017V)
— Active: I
— Standby: I
0L
0L
L
0L
L
L
Call for availability
I/O
A
BUSY is an output in master mode and an input in slave mode.
L
–A
–A
L
L
L
0
L
–I/O
–A
0
[3]
[3]
L
11–14L
11–14L
–I/O
[4]
11
7/8L
for 4K devices; A
7
[2]
for x8 devices; I/O
CC
SB3
= 115 mA (typical)
= 10 A (typical)
12–15
For the most recent information, visit the Cypress web site at www.cypress.com
8/9
0
–A
[1]
0
12
–I/O
/20/25 ns
for 8K devices; A
Address
8
Decode
for x9 devices.
12–15
0
–A
13
3901 North First Street
for 16K devices; A
PRELIMINARY
Control
I/O
True Dual-Ported
Semaphore
RAM Array
Arbitration
Interrupt
M/S
0
–A
14
• Fully asynchronous operation
• Automatic power-down
• Expandable data bus to 16/18 bits or more using Master/
• On-chip arbitration logic
• Semaphores included to permit software handshaking
• INT flag for port-to-port communication
• Pin select for Master or Slave
• Commercial and Industrial Temperature Ranges
• Available in 68-pin PLCC (all), 64-pin TQFP (7C006V &
• Pin-compatible and functionally equivalent to
for 32K devices.
Slave chip select when using more than one device
between ports
7C144V)
IDT70V05, 70V06, and 70V07.
Control
I/O
3.3V 4K/8K/16K/32K x 8/9
CY7C138V/144V/006V/007V
CY7C139V/145V/016V/017V
San Jose
Dual-Port Static RAM
Address
Decode
12–15
CA 95134
12–15
8/9
November 30, 1999
I/O
A
A
408-943-2600
0R
0R
0R
[4]
–A
–A
–I/O
BUSY
11–14R
11–14R
SEM
[3]
[3]
R/W
R/W
[2]
INT
OE
CE
OE
CE
7/8R
R
R
R
R
R
R
R
R
R

Related parts for CY7C138V-25JC

CY7C138V-25JC Summary of contents

Page 1

... Interrupt Semaphore Arbitration M/S for x9 devices. 8 for 8K devices; A –A for 16K devices; A –A for 32K devices • 3901 North First Street CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM 8/9 I/O Control 12–15 Address Decode 12–15 • San Jose • CA 95134 November 30, 1999 R/W R ...

Page 2

... Functional Description The CY7C138V/144V/006V/007V and CY7C139V/145V/ 016V/017V are low-power CMOS 4K, 8K, 16K, and 32K x8/9 dual-port static RAMs. Various arbitration schemes are includ the devices to handle situations when multiple proces- sors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory ...

Page 3

... TQFP Top View CY7C144V ( CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V INT 54 L BUSY 53 L GND ...

Page 4

... CY7C145V ( 80-Pin TQFP Top View [1] CY7C007V (32K x 8) CY7C016V ( CY7C017V (32K CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V INT 53 L BUSY 52 L GND ...

Page 5

... CY7C016V (16K CY7C017V (32K 64-Pin TQFP Top View CY7C006V (16K CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V INT L 53 BUSY L GND 52 M/S 51 BUSY ...

Page 6

... Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage .......................................... >2001V Latch-Up Current .................................................... >200 mA Operating Range Range Commercial +0.5V Industrial CC +0.5V Shaded areas contain advance information CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V -25 25 115 –A for 16K devices; A –A for 32K –I/O ...

Page 7

... Com’l. 75 105 [12] MAX Indust. Test Conditions MHz 3. 250 TH OUTPUT C = 30pF V (b) ThéveninEquivalent (Load 1) ALL INPUT PULSES 3.0V 90% 90% 10% GND CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V -20 -25 2.4 2.4 0.4 0.4 2.0 2.0 0.8 0.8 –10 10 –10 120 175 115 165 140 195 135 185 ...

Page 8

... HZCE LZCE 8 CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V -20 -25 Min. Max. Min. Max ...

Page 9

... Min. Max Timing reaches the CC Parameter ICC DR1 –t (actual –t (actual). WDD PWE DDD SD 9 CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V -20 -25 Min. Max. Min. Max. Unit ...

Page 10

... To access RAM SEM = access semaphore PRELIMINARY [23, 24, 25 [23, 26, 27] t ACE t DOE t LZOE t LZCE LZCE t ABE t ACE t LZCE , SEM = CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V t OHA DATA VALID t HZCE t HZOE DATA VALID OHA t HZCE ...

Page 11

... PWE [33] t HZWE t SD [28, 29, 30, 35 SCE LOW CE or SEM. PWE or (t PWE HZWE 11 CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V [33] t HZOE LZWE NOTE allow the I/O drivers to turn off and data to be placed PWE ...

Page 12

... SPS PRELIMINARY [36 SCE SOP t SD DATA VALID PWE t SWRD t SOP WRITE CYCLE READ CYCLE [37, 38, 39] MATCH t SPS MATCH = CE = HIGH CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V t t SAA OHA VALID ADRESS t ACE DATA VALID OUT t DOE ...

Page 13

... Timing Diagram of Read with BUSY (M/S=HIGH) ADDRESS R R/W R DATA ADDRESS L BUSY L DATA OUTL Write Timing with Busy Input (M/S=LOW) R/W BUSY Note: 40 LOW PRELIMINARY [40 MATCH t PWE t SD VALID MATCH t BLA t PWE CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V BHA t BDD t DDD VALID t WDD ...

Page 14

... BUSY will be asserted. PS PRELIMINARY [41] ADDRESS MATCH BLC ADDRESS MATCH BLC [41 ADDRESS MISMATCH t t BLA BHA ADDRESS MISMATCH t t BLA BHA 14 CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V t BHC t BHC ...

Page 15

... R 43 depends on which enable pin (CE or R/W INS INR L PRELIMINARY t WC [42 (See Functional Description) [43] t INR t WC [42 (See Functional Description) [43] t INR ) is deasserted first asserted last CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V t RC READ FFF t RC READ FFE ...

Page 16

... CY7C006V/16V, 7FFF for the CY7C007V/17V) is the mailbox for the right port and the second-highest memory location (FFE for the CY7C138V/9V, 1FFE for the CY7C144V/5V, 3FFE for the CY7C006V/16V, 7FFE for the CY7C007V/17V) is the mailbox for the left port. When one port writes to the other port’ ...

Page 17

... No change. Left port has no write access to semaphore 0 1 Left port obtains semaphore token 1 1 Semaphore free 1 0 Right port has semaphore token 1 1 Semaphore free 0 1 Left port has semaphore token 1 1 Semaphore free 17 CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V Operation Right Port R 0R–14R [46 ...

Page 18

... CY7C007V CY7C017V 4K x8 3.3V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 15 CY7C138V-15JC 20 CY7C138V–20JC CY7C138V–20JI 25 CY7C138V–25JC CY7C138V–25JI Shaded areas contain advance information 3.3V Asynchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 15 CY7C139V-15JC 20 CY7C139V–20JC CY7C139V–20JI 25 CY7C139V–25JC CY7C139V–25JI Shaded areas contain advance information ...

Page 19

... J81 68-Pin Plastic Leaded Chip Carrier J81 68-Pin Plastic Leaded Chip Carrier J81 68-Pin Plastic Leaded Chip Carrier J81 68-Pin Plastic Leaded Chip Carrier J81 68-Pin Plastic Leaded Chip Carrier 19 CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V Operating Range Commercial Commercial Industrial Commercial Industrial Operating Range ...

Page 20

... Package Type J81 68-Pin Plastic Leaded Chip Carrier J81 68-Pin Plastic Leaded Chip Carrier J81 68-Pin Plastic Leaded Chip Carrier J81 68-Pin Plastic Leaded Chip Carrier J81 68-Pin Plastic Leaded Chip Carrier 20 CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V Operating Range Commercial Commercial Industrial Commercial Industrial 51-85046-B ...

Page 21

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. PRELIMINARY 68-Lead Plastic Leaded Chip Carrier J81 CY7C138V/144V/006V/007V CY7C139V/145V/016V/017V 51-85005-A ...

Page 22

... POR circuit. If the dual-port func- tions properly once the ramp rate is slowed to 100 ns or great- er, then the POR circuit is at fault. Applicable devices—All speed/package/temperature combi- nations of the following: • CY7C138V • CY7C139V • CY7C144V • CY7C145V • CY7C006V • ...

Related keywords