CY7C374I-83YMB Cypress Semiconductor Corporation., CY7C374I-83YMB Datasheet

no-image

CY7C374I-83YMB

Manufacturer Part Number
CY7C374I-83YMB
Description
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C374I-83YMB
Manufacturer:
XILINX
Quantity:
22
Part Number:
CY7C374I-83YMB
Manufacturer:
CYP
Quantity:
169
Features
Selection Guide
Cypress Semiconductor Corporation
Maximum Propagation Delay
Minimum Set-Up, t
Maximum Clock to Output
Typical Supply Current, I
Note:
• 128 macrocells in eight logic blocks
• 64 I/O pins
• 5 dedicated inputs including 4 clock pins
• In-System Reprogrammable (ISR™) Flash technology
• Bus Hold capabilities on all I/Os and dedicated inputs
• No hidden delays
• High speed
• Fully PCI compliant
• 3.3V or 5.0V I/O operation
• Available in 84-pin PLCC, 84-pin CLCC, and 100-pin
• Pin compatible with the CY7C373i
1.
Logic Block Diagram
TQFP packages
— JTAG interface
— f
— t
— t
— t
The 3.3V I/O mode timing adder, t
MAX
PD
S
CO
= 5.5 ns
= 10 ns
= 6.5 ns
= 125 MHz
I/O
I/O
I/O
I/O
16
24
8
S
0
–I/O
–I/O
–I/O
–I/O
(ns)
15
23
31
7
CC
8 I/Os
8 I/Os
8 I/Os
8 I/Os
[1]
(mA)
, t
[1]
CO
3.3IO
, t
PD
(ns)
, must be added to this specification when V
(ns)
BLOCK
BLOCK
BLOCK
BLOCK
LOGIC
LOGIC
LOGIC
LOGIC
4
32
A
B
C
D
MACROCELL
3901 North First Street
UltraLogic™ 128-Macrocell Flash CPLD
INPUT
7C374i–125
36
16
36
16
36
16
36
16
125
5.5
6.5
10
INPUTS
1
PIM
Functional Description
The CY7C374i is an In-System Reprogrammable Complex
Programmable Logic Device (CPLD) and is part of the
F
all members of the F
signed to bring the ease of use as well as PCI Local Bus Spec-
ification support and high performance of the 22V10 to
high-density CPLDs.
Like all of the UltraLogic™ F
is electrically erasable and In-System Reprogrammable (ISR),
which simplifies both design and manufacturing flows thereby
reducing costs. The Cypress ISR function is implemented
through a JTAG serial interface. Data is shifted in and out
through the SDI and SDO pin. The ISR interface is enabled
using the programming voltage pin (ISR
cause of the superior routability of the F
often allows users to change existing logic designs while si-
multaneously fixing pinout assignments.
The 128 macrocells in the CY7C374i are divided between
eight logic blocks. Each logic block includes 16 macrocells, a
72 x 86 product term array, and an intelligent product term
allocator.
LASH
INPUTS
CLOCK
7C374i–100
CCIO
370i™ family of high-density, high-speed CPLDs. Like
125
4
12
= 3.3V.
36
16
36
16
36
16
36
16
6
7
INPUT/CLOCK
MACROCELLS
San Jose
BLOCK
BLOCK
LOGIC
BLOCK
BLOCK
October 1995 – Revised December 19, 1997
LOGIC
LOGIC
LOGIC
32
7C374i–83
H
G
F
E
4
125
LASH
15
8
8
370i family, the CY7C374i is de-
LASH
CA 95134
7C374i–66
370i devices, the CY7C374i
8 I/Os
8 I/Os
8 I/Os
8 I/Os
125
20
10
10
LASH
EN
I/O
I/O
I/O
I/O
). Additionally, be-
CY7C374i
56
48
40
32
370i devices, ISR
–I/O
–I/O
–I/O
–I/O
fax id: 6139
408-943-2600
7C374iL–66
63
55
47
39
7C374i-1
20
10
10
75

Related parts for CY7C374I-83YMB

CY7C374I-83YMB Summary of contents

Page 1

... F often allows users to change existing logic designs while si- multaneously fixing pinout assignments. The 128 macrocells in the CY7C374i are divided between eight logic blocks. Each logic block includes 16 macrocells product term array, and an intelligent product term allocator ...

Page 2

... I/O I I/O 11 I/O V I/O ISR I/O I/O I/O I/O I/O I/O GND I/O I/O I/O I/O I GND CY7C374i GND I/O /SDI 54 71 I I/O 48 CLK / GND CCIO CLK / I I/O ...

Page 3

... CY7C374i 75 SDI 74 V CCIO I CLK / GND CCIO CLK ...

Page 4

... PIM regardless of its configuration. Programmable Interconnect Matrix The Programmable Interconnect Matrix (PIM) connects the eight logic blocks on the CY7C374i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM ...

Page 5

... Com’l “L” – Military V = Min 0. Min 2. Max Max CCINT 5 CY7C374i Ambient V CC Temperature V V CCINT + .25V .5V 5V 3.3V –55° +125° .5V Min. Typ. Max. [5] 2 ...

Page 6

... INCLUDING JIG AND SCOPE (b) 7C374i-5 Output Waveform Measurement Level V OH –0.5V –0. –0. –0.5V EN measured with 35-pF AC Test Load CY7C374i Min. Max 84-Lead 84-Lead PLCC CLCC Max. Unit 100 Cycles ALL INPUT PULSES 3.0V 90% 10% GND <2ns ( Max ...

Page 7

... All AC parameters are measured with 16 outputs switching and 35-pF AC Test Load. 15. This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C374i. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage. ...

Page 8

... PDL 8 CY7C374i 7C374i–66 7C374i–83 7C374iL–66 Max. Min. Max. Min. Max 500 500 7C374i 7C374i-8 ...

Page 9

... OUTPUT LATCH ENABLE Latched Input and Output LATCHED INPUT LATCHED OUTPUT INPUT LATCH ENABLE OUTPUT LATCH ENABLE LATCH ENABLE ICO PDL ICOL t ICS CY7C374i ICO PDLL 7C374i-10 7C374i-11 7C374i-12 ...

Page 10

... Switching Waveforms (continued) Asynchronous Reset INPUT REGISTERED OUTPUT CLOCK Asynchronous Preset INPUT REGISTERED OUTPUT CLOCK Output Enable/Disable INPUT OUTPUTS CY7C374i 7C374i-13 7C374i-14 7C374i-16 ...

Page 11

... CY7C374i–100AC CY7C374i–100JC 83 CY7C374i–83AC CY7C374i–83JC CY7C374i–83AI CY7C374i–83JI CY7C374i-83GMB CY7C374i–83YMB 66 CY7C374i–66AC CY7C374i–66JC CY7C374i–66AI CY7C374i–66JI CY7C374i-66GMB CY7C374i–66YMB CY7C374iL–66AC CY7C374iL–66JC MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics Parameter Subgroups ...

Page 12

... Package Diagrams 100-Pin Thin Quad Flat Pack A100 84-Pin Grid Array (Cavity Up) G84 12 CY7C374i ...

Page 13

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 84-Lead Plastic Leaded Chip Carrier J83 84-Pin Ceramic Leaded Chip Carrier Y84 CY7C374i ...

Related keywords